IP Library Granted Patent US 7,514,891
Granted Patent B2
US 7,514,891 · App. 10/558,147 · Granted Apr 7, 2009

Method and arrangement for monitoring a power output stage

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,514,891
App. No.
10/558,147
Granted
Apr 7, 2009
Kind
B2
Abstract

The invention relates to a method and arrangement for monitoring a power output stage, whereby the power output stage has at least one half bridge, comprising a series circuit of two semiconductor switches supplied with an operating voltage. The semiconductor switches may be alternately controlled in a conducting state and a non-conducting state, by means of pulse-width modulated pulses and the connection point of the semiconductor switch of the at least one half bridge forms an output. According to the invention, each pulse width of the signals at the output is compared with a relevant set pulse width and the power output stage is recognised as fault-free when deviations do not exceed a given magnitude.

Claims (17)

1. A method for monitoring a power output stage having at least one half bridge with a series circuit including two semiconductor switches, an operating voltage being applied to the series circuit, the semiconductor switches being alternately switched to an on state and an off state by pulse width modulated pulses, wherein a junction point between the semiconductor switches of the at least one half bridge forms an output signal, said method comprising the steps of:

comparing a pulse width of the output signal to a desired pulse width; and

determining that the power output stage is fault-free if a difference between the pulse width of the output signal and the desired pulse width for each at least one half bridge is less than a prescribed level.

2. The method of claim 1 , wherein said step of comparing is performed in a processor that produces the pulse width modulated pulses supplied to the semiconductor switches.

3. The method of claim 2 , wherein a level of the output signal is matched to a level of the desired pulse width in said step of comparing.

4. The method of claim 1 , wherein said step of comparing comprises comparing a pulse width for a plurality of periods of the output signal to a desired pulse width for the plurality of periods.

5. The method of claim 1 , wherein said step of comparing is performed if the pulse widths of the output signal are constant over a period of time required for measuring the pulse width of the output signal.

6. The method of claim 1 , wherein said step of comparing is performed if the pulse widths of the output signal change in a known manner over a period of time required for measuring the pulse width of the output signal.

7. The method of claim 1 , wherein the desired pulse width comprises a width of the pulse width modulated pulses.

8. An arrangement for monitoring a power output stage, the power output stage comprising:

at least one half-bridge comprising a series circuit comprising two semiconductor switches, the series circuit being connectable to an operating voltage, the semiconductor switches being alternately switchable to an on state and an off state by a pulse width modulated pulse signal

a junction point between the semiconductor switches of the at least one half bridge forming an output; and

a comparison device configured for receiving the output of the at least one half bridge and the pulse width modulated pulse signal, and for comparing a pulse width of the output of the at least one half bridge to a pulse width of the pulse width modulated pulse signal.

9. The arrangement of claim 8 , wherein said comparison device comprises a part of a control device which produces the pulse width modulated pulse signal.

10. The arrangement of claim 8 , further comprising a level-matching circuit arranged between said comparison device and the junction point between the semiconductor switches of the at least one half bridge for matching a level of the output signal to a level of the pulse width modulated pulse signal.

11. The arrangement of claim 8 , wherein the output of the at least one half bridge is connected to a winding of a motor for driving the motor.

12. The method of claim 1 , wherein the output of the at least one half bridge is connected to a motor winding for driving a motor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2025
From: CONTINENTAL AUTOMOTIVE GMBH
To: CONTINENTAL AUTOMOTIVE TECHNOLOGIES GMBH
Reel/Frame 070441/0899 →