IP Library Granted Patent US 7,652,509
Granted Patent B2
US 7,652,509 · App. 10/575,425 · Granted Jan 26, 2010

Differential input and output transconductance circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,652,509
App. No.
10/575,425
Granted
Jan 26, 2010
Kind
B2
Abstract

The present invention relates to a transconductance circuit intended to convert a differential input voltage, supplied as two signals to two inputs, IN+ and IN− respectively, into a differential output current. According to the invention, each of the two signals of said differential input voltage is supplied to each input, IN+ and IN− respectively, through a follower transistor, TF+ and TF− respectively, connected to said input, IN+ and IN− respectively, by its emitter and receiving said signal on a control electrode. Moreover, each of the two inputs, IN+ and IN− respectively, of the transconductance is connected to a respective current source, CS− and CS+ respectively, that is dynamically controlled by the other input of the transconductance, IN− and IN+ respectively, said current source, CS− and CS+ respectively, being such that the current supplies to each input, IN+ and IN− respectively, by said current source, CS− and CS+ respectively, eliminates current variations caused by voltage variations of the input voltage signal.

Claims (8)

1. A transconductance circuit to convert a differential input voltage, supplied as two signals on two inputs, into a differential output current, characterized in that, where each of the two signals of said differential input voltage is supplied to each input through a follower transistor connected to said input by its emitter and receives said signal on a control electrode, each of the two inputs of the transconductance circuit is connected to a respective current source that is dynamically controlled by the other input of the transconductance circuit, said current source being such that the current supplied to each input by said current source eliminates current variations caused by voltage variations of the input voltage signal,

wherein the transconductance circuit comprises two sides, each side comprising an input, an output, at least a first transistor having a control electrode coupled for receiving a bias voltage, a first electrode connected to said output and a second electrode connected to said input through a resistor, a second transistor having a first electrode and a control electrode in common to said input and a second electrode connected to a power supply terminal, and wherein the first and second transistors of the first side are different from the first and second transistors of the second side.

2. The transconductance circuit of claim 1 , wherein said first and second transistors are of the same size.

3. The transconductance circuit of claim 1 , wherein each side further includes a third transistor of the same size as said second transistor, said third transistor has a control electrode coupled to said first transistor and control electrodes of said second transistor, a first electrode connected to the output of the other side and a second electrode connected to said power supply terminal.

4. The transconductance circuit of claim 1 , wherein said current source includes a current mirror mirroring the current passing through said second transistor with a gain of two.

5. The transconductance circuit of claim 4 , wherein said current mirror includes a mirror transistor of twice the size of said second transistor, said mirror transistor having a control electrode connected to the first and control electrodes of said second transistor, a first electrode connected to the input of the other side and a second electrode connected to said power supply terminal.

6. A chip intended to be implemented in a transceiver comprising at least a transconductance as claimed in claim 1 .

7. A transceiver of radio-frequency signals comprising at least one chip as claimed in claim 6 .

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2021
From: OPTIS CIRCUIT TECHNOLOGY, LLC
To: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
Reel/Frame 056709/0580 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2021
From: ST-ERICSSON SA, EN LIQUIDATION
To: OPTIS CIRCUIT TECHNOLOGY, LLC
Reel/Frame 056595/0001 →
CHANGE OF NAME Recorded Feb 2, 2016
From: ST WIRELESS SA
To: ST-ERICSSON SA
Reel/Frame 037683/0128 →
STATUS CHANGE-ENTITY IN LIQUIDATION Recorded Feb 2, 2016
From: ST-ERICSSON SA
To: ST-ERICSSON SA, EN LIQUIDATION
Reel/Frame 037739/0493 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2016
From: NXP B.V.
To: ST WIRELESS SA
Reel/Frame 037624/0831 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2007
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.
To: NXP B.V.
Reel/Frame 019719/0843 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2006
From: PROUET, SEBASTIEN; MARIE, HERVE
To: KONINKLIJKE PHILIPS ELECTRONICS, N.V.
Reel/Frame 017775/0047 →