IP Library Patent Application 10585063
Patent Application
App. No. 10/585,063

Transistor With Quantum Dots in Its Tunnelling Layer

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
10/585,063
Abstract

According to an example embodiment there is a semiconductor component, which is arranged in a semiconductor body, with at least one source zone and with at least one drain zone which in each case is a first conductivity type, with at least one body zone of a second conductivity type arranged in each case between source zone and drain zone, and with at least one gate electrode insulated with an insulating layer relative to the semiconductor body. The insulating layer is a consolidated, preferably sintered, layer containing quantum dots.

Claims (7)

1 . A semiconductor component which is arranged in a semiconductor body, with at least one source zone and with at least one drain zone of in each case a first conductivity type, with at least one body zone of a second conductivity type arranged in each case between source zone and drain zone, and with at least one gate electrode insulated from the semiconductor body by means of an insulating layer, the insulating layer being a consolidated layer containing quantum dots.

2 . A semiconductor component as claimed in claim 1 , characterized in that the consolidated insulating layer contains quantum dots embedded in a matrix of a dielectric material.

3 . A semiconductor component as claimed in claim 1 , characterized in that the quantum dots contain a semiconductor material.

4 . A semiconductor component as claimed in claim 1 , characterized in that the consolidated insulating layer 9 is a sintered layer.

5 . A method of manufacturing a semiconductor component which is arranged in a semiconductor body, with at least one source zone and with at least one drain zone of in each case a first conductivity type, with at least one body zone of a second conductivity type arranged in each case between source zone and drain zone, and with at least one gate electrode insulated from the semiconductor body by means of a consolidated insulating layer containing quantum dots, in which method the consolidated insulating layer is produced by applying a suspension containing quantum dots to the semiconductor body and consolidating it.

6 . A method as claimed in claim 5 , characterized in that consolidation of the insulating layer is effected by means of sintering.

7 . A method as claimed in claim 5 , characterized in that the suspension additionally contains particles of a dielectric material, wherein the diameter of the particles of the dielectric material is smaller than the diameter of the quantum dots.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2008
From: GRABOWSKI, STEFAN PETER; RONDA, CORNELIS REINDER
To: NXP B.V.
Reel/Frame 021373/0234 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2007
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.
To: NXP B.V.
Reel/Frame 019719/0843 →