IP Library Granted Patent US 6,960,955
Granted Patent B2
US 6,960,955 · App. 10/625,779 · Granted Nov 1, 2005

Charge pump-type booster circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,960,955
App. No.
10/625,779
Granted
Nov 1, 2005
Kind
B2
Abstract

A charge pump-type booster circuit can reduce numbers of switches and capacitors. The charge pump-type booster circuit has a first electronic switch and a second switch connecting a high potential terminal and a low potential terminal of a charge capacitor are connected to a not grounded terminal of a first output capacitor connected to the ground at one side. These electronic switches are not conducted simultaneously. A third electronic switch is provided for connecting the high potential terminal of the charge capacitor and a not grounded terminal of a second output capacitor grounded at one side.

Claims (27)

1. A charge pump-type booster circuit, comprising:

a pair of input terminals for providing an input voltage;

a charge capacitor;

a first pair of switches capable of alternatively assuming a first condition, coupling said charge capacitor across said pair of input terminals to charge said charge capacitor to a voltage level substantially equal to the voltage level of the input voltage, and a second condition decoupling said charge capacitor from across said input terminals;

a first output capacitor;

a second pair of switches capable of assuming a first condition, coupling said first output capacitor across a first serial combination, comprising said input terminals and said charge capacitor, to charge said first output capacitor to a voltage level substantially twice the voltage level of the input voltage, and a second condition, decoupling said first output capacitor from said first serial combination;

a second output capacitor;

a third pair of switches capable of assuming a first condition, coupling said second output capacitor across a second serial combination, comprising said charge capacitor and said first output capacitor, to charge said second output capacitor to a voltage level substantially three times the voltage level of the input voltage, and a second condition, decoupling said second output capacitor horn said second serial combination;

a first load connected in parallel with said first output capacitor; and

a second load connected in parallel with said second output capacitor.

2. The charge pump-type booster circuit as set forth in claim 1 , wherein each of said switches comprises a thin film transistor.

3. A charge pump-type booster circuit, comprising:

a pair of input terminals for providing an input voltage;

a charge capacitor;

a pair of charge switches;

N output capacitors, identified in sequence as output capacitor number 1 to output capacitor number N; and

N pairs of boosting switches, wherein:

said pair of charge switches is capable of alternatively assuming a first condition, coupling said charge capacitor across said pair of input terminals to charge said charge capacitor to a voltage level substantially equal to the voltage level of the input voltage, and a second condition decoupling said charge capacitor from across said input terminals,

a first one of said pairs of boosting switches is capable of alternatively assuming a first condition, coupling output capacitor number 1 across a first serial combination, comprising said input terminals and said charge capacitor, to charge output capacitor number 1 to a voltage level substantially twice the level of the input voltage, and a second condition decoupling output capacitor number 1 from said first serial combination,

a second one of said pairs of boosting switches is capable of alternatively assuming a first condition, coupling output capacitor number 2 across a second serial combination, comprising said charge capacitor and output capacitor number 1, to charge output capacitor number 2 to a voltage level substantially three times the input voltage level, and a second condition decoupling output capacitor number 2 from said second serial combination,

each of the remaining pairs of boosting switches is capable of assuming a first condition, coupling an associated output capacitor number N across an associated serial combination, comprising output capacitor number (n−2) and output capacitor number (n−1), to charge said output capacitor number n to a voltage level at least equal to (n+1) times the input voltage level,

N is an integer greater than 2, and

n is an integer greater than 2 and less than or equal to N.

4. The charge pump-type booster circuit as set forth in claim 3 , further comprising a load connected in parallel with one of said output capacitors.

5. The charge pump-type booster circuit as set forth in claim 3 , further comprising a plurality of loads, each load connected in parallel with one of said output capacitors.

6. The charge pump-type booster circuit as set forth in claim 3 , further comprising n loads, each load connected in parallel with one of said output capacitors.

7. The charge pump-type booster circuit as set forth in claim 3 , wherein each of said charge switches and each of said boosting switches comprise a thin film transistor.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 14, 2023
From: GOLD CHARM LIMITED
To: HANNSTAR DISPLAY CORPORATION
Reel/Frame 063321/0136 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2013
From: NEC CORPORATION
To: GOLD CHARM LIMITED
Reel/Frame 030020/0872 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2003
From: NONAKA, YOSHIHIRO
To: NEC CORPORATION
Reel/Frame 014320/0363 →