IP Library Granted Patent US 6,940,343
Granted Patent B2
US 6,940,343 · App. 10/640,922 · Granted Sep 6, 2005

Amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,940,343
App. No.
10/640,922
Granted
Sep 6, 2005
Kind
B2
Abstract

Disclosed is an Amplifier ( 7 ) comprising an output driver with a first output stage ( 4 ) and a second output stage ( 5 ), where an input signal is applied non-inverted to the first output stage and inverted to the second output stage, characterized in that said input signal is applied with delay to one of the output stages ( 4, 5 ).

Claims (8)

1. Amplifier comprising:

a Sigma-Delta modulator for receiving an input signal and outputting two output signals including a non-inverted signal and an inverted signal, the input signal having a first voltage level and a second voltage level;

a delay element for delaying one of the two output signals, a delay of the delay element being substantially equal to 1/(oversampled frequency), the oversampled frequency being the working frequency of the Sigma-Delta modulator; and

an output driver including a first output stage and a second output stage, the first output stage for receiving the delayed signal from the delay element, the second output stage for receiving the non-delayed signal among the two output signals.

2. Amplifier according to claim 1 wherein the first voltage level and the second voltage level are associated with a positive biased input voltage and a negative biased input voltage.

3. Amplifier according to claim 1 wherein the first output of the first output stage and the second output of the second output stage have a positive biased voltage and a negative biased voltage, and wherein the differential signal of the first output and the second output is approximately zero level most of the operation.

4. Amplifier according to claim 1 wherein the Sigma-Delta modulator includes a digital/analog converter (DAC).

5. Amplifier according to claim 1 , wherein a first output of the first output stage and a second output of the second output stage are applied to a load.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: K/S HIMPP
Reel/Frame 039299/0328 →
RELEASE OF SECURITY INTEREST Recorded Mar 4, 2016
From: JPMORGAN CHASE BANK, N.A.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; AMIS HOLDINGS, INC.; AMI SEMICONDUCTOR, INC.; AMIS FOREIGN HOLDINGS INC.; AMI ACQUISITION LLC
Reel/Frame 037895/0973 →