Crypto-engine for cryptographic processing of data
View Patent ↗A crypto-engine for cryptographic processing has an arithmetic unit and an interface controller for managing communications between the arithmetic unit and a host processor. The arithmetic unit has a memory unit for storing and loading data and arithmetic units for performing arithmetic operations on the data. The memory and arithmetic units are controlled by an arithmetic controller.
1. A crypto-engine for cryptographic processing of data comprising an arithmetic unit operable as a co-processor for a host processor and an interface controller for managing communications between the arithmetic unit and host processor, the arithmetic unit including:
a memory unit for storing and loading data, the memory unit including
an input switch for selecting input-interim data;
a plurality of Static Random Access Memory elements for receiving and storing the input/interim data from the input switch;
a plurality of output switches connected to the memory elements; and
an address controller for controlling flow of the data through the switches and memory elements
a multiplication unit, an addition unit and a sign inversion unit for performing arithmetic operations on said data, the multiplication unit, the addition unit and the sign inversion unit each having an output; and
an arithmetic controller for controlling the storing and loading of data by the memory unit and for enabling the multiplication, addition and sign inversion units;
wherein the outputs of the multiplication unit, the addition unit and the sign inversion unit are feedback to the arithmetic controller.
2. The crypto-engine of claim 1 wherein the multiplication unit comprises:
a register to pre-store the multiplier data;
a pair of multiplication elements for performing multiplication;
a shift register to load the multiplier data bitwise into the multiplication elements; and
a first-in-first-out register for synchronizing data movement between the multiplication elements.
3. The crypto-engine of claim 2 wherein the multiplication elements comprise a bitwise segmented multiplier, a bitwise segmented multiplicand, and a modulo for performing modular multiplication of the multiplier and multiplicand according to the modulo value.
4. A crypto-engine for cryptographic processing of data comprising an arithmetic unit operable as a co-processor for a host processor and an interface controller for managing communications between the arithmetic unit and host processor,
the arithmetic unit including:
a memory unit for storing and loading data;
a multiplication unit, an addition unit and a sign inversion unit for performing arithmetic operations on said data, the multiplication unit, addition unit and sign inversion unit each having an output; and
an arithmetic controller for controlling the storing and loading of data by the memory unit and for enabling the multiplication, addition and sign inversion units, wherein the outputs of the multiplication unit, an addition unit and a sign inversion unit are feedback to the arithmetic controller;
the interface controller including:
a bus interface for connecting high frequency manipulated data inside the arithmetic unit with the lower frequency manipulated data in the host processor;
a concatenater/splitter for merging or splitting data width, and
a cryptographic controller generating status and interrupt signals for the host processor and generating an op-code signal for the arithmetic unit, the arithmetic unit selecting RSA or EGO modes of operation based on the op-code signal.
5. The crypto-engine of claim 4 wherein the multiplication unit comprises:
a register to pre-store the multiplier data;
a pair of multiplication elements for performing multiplication;
a shift registerto load the multiplier data bitwise into the multiplication elements; and
a first-in-first-out register for synchronizing data movement between the multiplication elements.
6. The crypto-engine of claim 5 wherein the multiplication elements comprise a bitwise segmented multiplier, a bitwise segmented multiplicand, and a modulo for performing modular multiplication of the multiplier and multiplicand according to the modulo value.
7. The crypto-engine of claim 5 wherein the memory unit has a size substantially equal to 384 bytes and the sign inversion unit has a k-size substantially equal to 64 bits.
8. The crypto-engine of claim 1 wherein the outputs of the multiplication unit, the addition unit and the sign inversion unit are feedback to the arithmetic controller and the memory unit.
9. The crypto-engine of claim 4 wherein the memory unit has a size substantially equal to 384 bytes and the sign inversion unit has a k-size substantially equal to 64 bits.
10. The crypto-engine of claim 4 wherein the multiplication unit, the addition unit and the sign inversion unit each having an output that is feedback to the arithmetic controller.
11. The crypto-engine of claim 10 wherein the outputs of the multiplication unit, the addition unit and the sign inversion unit are feedback to the arithmetic controller and the memory unit.