IP Library Granted Patent US 6,962,836
Granted Patent B2
US 6,962,836 · App. 10/644,919 · Granted Nov 8, 2005

Method of manufacturing a semiconductor device having leads stabilized during die mounting

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,962,836
App. No.
10/644,919
Granted
Nov 8, 2005
Kind
B2
Abstract

A semiconductor device comprises a plurality of inner leads extending around a semiconductor chip, a tape substrate supporting the semiconductor chip and joined to respective end portions of the inner leads, wires connecting the inner leads and pads formed on a main surface of the semiconductor chip, a seal portion formed by resin-sealing the semiconductor chip and the wires, and a plurality of outer leads linking in a line with the inner leads and protruded from the seal portion to the exterior of four directions. A relationship between a length (a) of a shorter side of the semiconductor chip and a clearance (b) from the semiconductor chip, to a tip of the inner leads arranged at the farthest location from the semiconductor chip is a≦2 b . It is possible to attain a narrow pad pitch, and mount the semiconductor chip formed in a small size, and standardize the lead frame.

Claims (17)

1. A method of manufacturing a resin-sealing type semiconductor device, comprising the steps of:

preparing a multi-link lead frame formed by linking a plurality of package areas in a line, each of the package areas including a plurality of inner leads and a thin sheet-shaped insulating member joined to an end portion of each of said inner leads and capable of supporting a semiconductor chip;

thereafter mounting a semiconductor chip on said insulating member in each of said package areas on which said inner leads and said insulating member are joined;

connecting surface electrodes of said semiconductor chips and said inner leads corresponding thereto by respective wires;

forming a seal portion by resin-sealing said semiconductor chips, said wires, and said insulating members; and

separating a plurality of outer leads exposed from said seal portion, from a frame section of said lead frame;

wherein said mounting step is performed such that a length of a shorter side of a main surface of said semiconductor chip formed in a quadrilateral shape is twice or less than twice a distance from a tip of the inner leads arranged at the farthest location from a center line of the semiconductor chip in a plane direction, to said semiconductor chip.

2. The method of manufacturing a semiconductor device according to claim 1 , wherein said mounting is performed by step mounting said semiconductor chip on a surface of an inner lead arrangement side of said insulating member.

3. The method of manufacturing a semiconductor device according to claim 1 , wherein said preparing step includes a step of providing an adhesive layer disposed throughout the entirety of a surface of an inner lead arrangement side of said insulating member.

4. The method of manufacturing a semiconductor device according to claim 1 , wherein said preparing step includes a step of providing an adhesive layer disposed only on a lead joining portion of a surface of an inner lead arrangement side of said insulating member.

5. A method of manufacturing a resin-sealing type semiconductor device, comprising the steps of:

preparing a matrix frame by arranging a plurality of package areas in a matrix arrangement, each of the package areas including a plurality of inner leads and a thin sheet-shaped insulating member joined to an end portion of each of said inner leads and capable of supporting a semiconductor chip;

thereafter mounting a semiconductor chip on said insulating member in each of said package areas on which said inner leads and said insulating member are joined;

connecting surface electrodes of said semiconductor chips and said inner leads corresponding thereto by respective wires;

forming a seal portion by resin-sealing said semiconductor chips, said wires, and said insulating members; and

separating a plurality of outer leads exposed from said seal portion, from a frame section of said matrix frame;

wherein said mounting step is performed such that a length of a shorter side of a main surface of said semiconductor chip formed in a quadrilateral shape is twice or less than twice a distance from a tip of the inner leads arranged at the farthest location from a center line of the semiconductor chip in a plane direction, to said semiconductor chip.

Assignments (4)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
MERGER AND CHANGE OF NAME Recorded Sep 9, 2010
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 024953/0672 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2004
From: HITACHI, LTD.
To: RENESAS TECHNOLOGY CORP.
Reel/Frame 015447/0003 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2004
From: HITACHI, LTD.
To: RENESAS TECHNOLOGY CORP.
Reel/Frame 015448/0531 →