IP Library Granted Patent US 7,151,785
Granted Patent B2
US 7,151,785 · App. 10/669,220 · Granted Dec 19, 2006

Optoelectronic devices and methods of production

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,151,785
App. No.
10/669,220
Granted
Dec 19, 2006
Kind
B2
Abstract

The invention includes both devices and methods of production. A device in accordance with the invention includes a top surface and a bottom surface, a through wafer via extending from the top surface to the bottom surface, an optoelectronic structure and an ion implanted isolation moat, wherein the optoelectronic structure and the through wafer via are enclosed within the isolation moat. A method in accordance with the invention is a method of producing a device that includes the steps of forming an optoelectronic structure, forming a through wafer via, extending from a top surface to a bottom surface of the device and forming an ion implanted isolation moat, wherein the through wafer via and the optoelectronic structure are enclosed by the isolation moat.

Claims (26)

1. A method of producing a device comprising the steps of:

(a) forming at least one optoelectronic structure, where formation of the at least one optoelectronic structure comprises depositing an epitaxial layer on a substrate;

(b) forming a through wafer via extending from a top surface to a bottom surface of said device; and

(c) forming an isolation moat in said device using both etching and ion implantation processes, wherein said isolation moat is disposed about said through wafer via and said at least one optoelectronic structure, and said isolation moat extends into the epitaxial layer.

2. The method of claim 1 , wherein said at least one optoelectronic structure is a vertical cavity surface emitting laser.

3. The method of claim 1 , additionally comprising the step of forming at least two anodes, positioned on said top and bottom surfaces of said device.

4. The method of claim 3 , additionally comprising the step of electrically connecting said two anodes through the through wafer via.

5. The method of claim 4 , wherein the step of electrically connecting said two anodes through the through wafer via comprises coating the inner walls of said through wafer via with an electrically conductive material.

6. The method of claim 5 , wherein the conductive material is a conductive metal.

7. The method of claim 6 , wherein the conductive metal is gold.

8. The method of claim 1 , wherein said through wafer via is formed with Reactive Ion Etching (RIE).

9. The method of claim 1 , additionally comprising the step of implanting ions in said device into a region beneath the isolation moat.

10. The method of claim 9 , wherein said ion implantation implants hydrogen ions.

11. The method of claim 1 , further comprising defining an oxidation trench in the device, the oxidation trench extending into the epitaxial layer.

12. The method of claim 1 , wherein forming at least one optoelectronic structure comprises forming both a laser and a photodetector.

13. The method of claim 1 , wherein forming at least one optoelectronic structure comprises forming a stack that includes both a laser and a photodetector.

14. The method of claim 1 , further comprising forming at least two cathodes, one of which is positioned on said top surface of said device and one of which is formed on said bottom surface of said device.

15. The method of claim 14 , further comprising electrically connecting said two cathodes through the through wafer via.

16. A method of producing a device comprising the steps of:

(a) forming at least one optoelectronic structure, where formation of the at least one optoelectronic structure comprises depositing an epitaxial layer on a substrate;

(b) forming a through wafer via extending from a top surface to a bottom surface of said device; and

(c) forming an isolation moat in said device using an etching process, wherein said isolation moat is disposed about said through wafer via and said at least one optoelectronic structure, and said isolation moat extends into the epitaxial layer.

17. The method of claim 16 , wherein the etching process is Reactive Ion Etching.

18. The method of claim 16 , additionally comprising the step of forming at least two anodes, positioned on said top and bottom surfaces of said device and electrically connecting said two anodes through the through wafer via by coating the inner walls of said through wafer via with an electrically conductive material.

19. The method of claim 16 , additionally comprising the step of implanting ions in said device into a region beneath the isolation moat.

20. The method of claim 16 , further comprising forming at least two cathodes, one of which is positioned on said top surface of said device and one of which is formed on said bottom surface of said device and electrically connecting said two cathodes through the through wafer via.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2004
From: HONEYWELL INTERNATIONAL, INC.
To: FINISAR CORPORATION
Reel/Frame 014499/0365 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2004
From: HONEYWELL INTERNATIONAL, INC.
To: FINISAR CORPORATION
Reel/Frame 014468/0371 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2004
From: HONEYWELL INTERNATIONAL, INC.
To: FINISAR CORPORATION
Reel/Frame 014468/0407 →