IP Library Granted Patent US 7,053,718
Granted Patent B2
US 7,053,718 · App. 10/671,016 · Granted May 30, 2006

Stacked RF power amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,053,718
App. No.
10/671,016
Granted
May 30, 2006
Kind
B2
Abstract

A method and apparatus provides techniques for electrically isolating switching devices in a stacked RF power amplifier, which prevents the switching devices from being subjected to high breakdown voltages. The isolation provided allows the power amplifier to be implemented on an integrated circuit.

Claims (40)

1. An RF power amplifier comprising:

an integrated circuit;

a first power amplifier formed on the integrated circuit, the first power amplifier having a first switching device;

a second power amplifier tanned on the integrated circuit, the second power amplifier having a second switching device, wherein the first and second power amplifiers are connected in a stacked arrangement between a voltage supply and ground; and

wherein the first and second switching devices are electrically isolated from each other.

2. The RF power amplifier of claim 1 , wherein the first and second switching devices are electrically isolated by isolating the bodies of the first and second switching devices.

3. The RF power amplifier of claim 2 , wherein the bodies of the first and second switching devices are isolated by forming one of the switching devices in a deep N-well.

4. The RF power amplifier of claim 3 , wherein a bias voltage is applied to the deep N-well.

5. The RF power amplifier of claim 1 , wherein the first and second switching devices are isolated by forming the integrated circuit using N − starting material.

6. The RF power amplifier of claim 2 , wherein the bodies of the first and second switching devices are isolated using silicon on isolator technology.

7. The RF power amplifier of claim 1 , further comprising a third power amplifier formed on the integrated circuit the third power amplifier having a third switching device wherein the first, second and third switching devices are electrically isolated from each other.

8. The RF power amplifier of claim 1 , wherein the integrated circuit is implemented using CMOS technology.

9. A method of making a stacked RF power amplifier comprising:

providing a integrated circuit;

forming first and second stacked power amplifiers on the integrated circuit, wherein the first and second stacked power amplifiers each include at least one switching device; and

electrically isolating a switching device of the first power amplifier with a switching device of the second power amplifier.

10. The method of claim 9 , wherein the step of electrically isolating a switching device of the first power amplifier with a switching device of the second power amplifier further comprises isolating the body of the first switching device from the body of the second switching device.

11. The method of claim 10 , further comprising forming a deep N-well in the integrated circuit.

12. The method of claim 11 , wherein the switching device of the second power amplifier is formed using the deep N-well to provide isolation from the switching device of the first power amplifier.

13. The method of claim 12 , further comprising applying a bias voltage to the deep N-well.

14. The method of claim 10 , further comprising using silicon on isolator techniques for isolating the body of the first switching device from the body of the second switching device.

15. A stacked RF power amplifier comprising:

an integrated circuit;

first and second stacked power amplifiers formed on the integrated circuit, wherein each power amplifier includes at least one switching device having a substrate; and

wherein the body of a switching device in the first power amplifier is electrically isolated from the body of a switching device in the second power amplifier.

16. The stacked RF power amplifier of claim 15 , wherein the isolation is provided by forming one of the switching devices in a deep N-well.

17. The stacked RF power amplifier of claim 16 , wherein a bias voltage is applied to the deep N-well.

18. The stacked RF power amplifier of claim 15 , wherein the isolation is provided by forming the integrated circuit using N − starting material and forming the switching devices in P-wells.

19. The stacked RF power amplifier of claim 15 , wherein the isolation is provided by using a silicon on isolator technique.

20. The stacked RF power amplifier of claim 15 , wherein the integrated circuit is implemented using CMOS technology.

21. A stacked RF power amplifier formed on an integrated circuit comprising:

a first amplifier having a first transistor formed on the integrated circuit, the first transistor of the first amplifier having a transistor body;

a second amplifier having a second transistor formed on the integrated circuit, the second transistor of the second amplifier having a transistor body; and

wherein the transistor body of the first transistor of the first amplifier is isolated from the transistor body of the second transistor of the second amplifier.

22. The stacked RF power amplifier of claim 21 , wherein the transistor body of the first transistor of the first power amplifier is isolated from the transistor body of the second transistor of the second power amplifier by forming one of the transistors in a deep N-well.

23. The stacked RF power amplifier of claim 21 , further comprising the steps of:

forming the integrated circuit using N starting materials; and

forming the first and second transistors of the first and second amplifiers in P-wells in the integrated circuit.

24. The stacked RF power amplifier of claim 21 , wherein the transistor bodies of the first and second transistors of the first and second amplifiers are isolated using silicon on isolator technology.

25. The stacked RF power amplifier of claim 21 , wherein the integrated circuit is implemented using CMOS technology.

Assignments (8)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2014
From: BLACK SAND TECHNOLOGIES, INC.
To: QUALCOMM INCORPORATED
Reel/Frame 034077/0072 →
RELEASE OF SECURITY INTEREST Recorded Sep 12, 2014
From: SILICON LABORATORIES INC.
To: BLACK SAND TECHNOLOGIES INC.
Reel/Frame 033729/0183 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2014
From: SILICON LABORATORIES INC.
To: BLACK SAND TECHNOLOGIES, INC.
Reel/Frame 033500/0122 →
RELEASE OF SECURITY INTEREST Recorded Jun 30, 2014
From: COMERICA BANK
To: BLACK SAND TECHNOLOGIES, INC.
Reel/Frame 033258/0225 →
MERGER Recorded Jun 27, 2014
From: WAVEFORM ACQUISITION CORPORATION
To: BLACK SAND TECHNOLOGIES, INC.
Reel/Frame 033247/0787 →
SECURITY AGREEMENT Recorded Mar 5, 2009
From: BLACK SAND TECHNOLOGIES, INC.
To: COMERICA BANK
Reel/Frame 022343/0475 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2008
From: SILICON LABORATORIES INC.
To: BLACK SAND TECHNOLOGIES, INC.
Reel/Frame 021243/0389 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2006
From: DUPUIS, TIMOTHY J; PAUL, SUSANNE A
To: SILICON LABORATORIES INC.
Reel/Frame 017064/0035 →