IP Library Granted Patent US 7,573,603
Granted Patent B2
US 7,573,603 · App. 10/682,668 · Granted Aug 11, 2009

Image data processing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,573,603
App. No.
10/682,668
Granted
Aug 11, 2009
Kind
B2
Abstract

A method and apparatus for processing image data are disclosed. The method includes the step of partitioning the image data into a plurality of data portions (μPage) for processing. Each data portion comprises a plurality of rows of pixels corresponding to at least one print swath height. The data portions are processed in a plurality of intermediate processing stages. The data portions are processed sequentially. The number of pixels per row of a data portion is determined to be just large enough ensure adequate output printing data for a given print head at all times. The processed data is then delivered to the print head in a just-in-time manner (JIT). An apparatus for processing the image data comprises an Application Specific Integrated Circuit (ASIC).

Claims (18)

1. An apparatus for processing image data, comprising:

a processor that partitions a swath of said image data into a plurality of data portions, each comprising a plurality of rows of pixels corresponding to at least one print swath height; and

a plurality of intermediate processing stages for sequentially processing said data portions,

wherein each of said intermediate processing stages include a cascaded arrangement of a rasterizer, a raster processor and a pixel generator, and wherein each of said intermediate processing stages simultaneously processes a different sequential one of said partitioned data portions.

2. The apparatus of claim 1 , further including a memory means that stores the data processed by each intermediate stage, said memory being dedicated to said intermediate processing stages.

3. The apparatus of claim 2 , wherein the number of pixels within each row of each of said data portions is chosen to be just large enough to ensure adequate output printing data for a given print head at all times.

4. The apparatus of claim 1 , further including means for rendering the processed image data on print media.

5. The apparatus of claim 1 , further including processing means for scheduling processing of said data portions by said intermediate processing stages to deliver processed data to a final processing stage just-in-time for rendering.

6. The apparatus of claim 1 , wherein each of the intermediate processing stages is implemented by an Application Specific Integrated Circuit (ASIC).

7. A printer, comprising:

processing means for partitioning a swath of image data into a plurality of data portions, said data portions comprising a plurality of rows of pixels corresponding to at least one print swath height;

a plurality of intermediate processing stages for sequentially processing said data portions to generate output print data; and

a print head sequentially receiving said processed data portions,

wherein said intermediate processing stages include a cascaded arrangement of a rasterizer, a raster processor and a pixel generator that simultaneously process a different sequential one of said partitioned data portions.

8. The printer of claim 7 , further including memory means for storing the data processed by each intermediate stage, said memory means being dedicated to said intermediate stages.

9. The printer of claim 8 , wherein the number of pixels within each row of each said data portion is chosen to be just large enough to ensure adequate output printing data for a given print head at all times.

10. The printer of claim 7 , further including means for rendering the processed image data on print media.

11. The printer of claim 7 , further including processing means for scheduling processing of said data portions by said intermediate processing stages to deliver processed data to a final processing stage just-in-time for rendering.

Assignments (12)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED AT REEL: 047195 FRAME: 0827. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Nov 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047924/0571 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047195/0827 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038632/0662 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 037689/0001 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032851/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES FIBER IP (SINGAPORE) PTE. LTD.
Reel/Frame 017675/0294 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2006
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.
Reel/Frame 017206/0666 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2004
From: PATTUSAMY, PURUSHOTHAMAN; LIM, PETER NGEE CHING
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 014264/0804 →