IP Library Granted Patent US 6,970,039
Granted Patent B2
US 6,970,039 · App. 10/692,232 · Granted Nov 29, 2005

Efficiency enhancement for MMIC amplifiers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,970,039
App. No.
10/692,232
Granted
Nov 29, 2005
Kind
B2
Abstract

The present innovation is directed to a single-chip integrated circuit power amplifier configured to employ the efficiency enhancement techniques utilized in Doherty amplifiers. The single-chip integrated circuit power amplifier may be implemented using uniquely designed biasing circuits as described herein. Also, the use of combined HBT/FET processes and a lumped quarter-wavelength transformer may be inherently well suited for the implementation of Doherty amplifiers in the single-chip techniques described herein.

Claims (29)

1. An integrated circuit amplifier comprising:

a signal input element for receiving an input signal;

a main amplifying element having an input and an output wherein the input is operatively coupled to receive the input signal;

a phase shifting element having an input and an output wherein the input is operative connected to receive the input signal and the phase shifting element is suitably adapted to create a phase shifted signal from the input signal;

an auxiliary amplifying element having an input and an output wherein the input is operatively coupled to receive the phase shifted signal from the phase shifting element;

an impedance transformer element having an input and an output wherein the input is operatively coupled to receive the main amplifier output; and

a signal output element coupled to the output of the auxiliary amplifier and the output of the impedance transformer element for providing an output of the integrated circuit amplifier,

wherein the auxiliary amplifying element includes a bias circuit for biasing an amplifier transistor having a control terminal, a current-sink terminal, and a current-source terminal;

wherein the bias circuit comprises:

a bias transistor including a control terminal, current-sink terminal, and a current-source terminal;

a first DC input port connected to the current sink terminal of the bias transistor;

a first resonator element operatively coupled to the current-sink terminal of the bias transistor and ground;

a second DC input port connected to the control terminal of the bias transistor;

a diode element operatively coupled to the control terminal of the bias transistor and ground;

a second resonator element operatively coupled to the control terminal of the bias transistor and ground; and

a resistive element operatively coupled to the current source terminal of the bias transistor and the control terminal of the amplifier transistor.

2. The integrated circuit of claim 1 wherein the integrated circuit is a monolithic microwave integrated circuit (MMIC).

3. The integrated circuit of claim 1 wherein the integrated circuit is a radio frequency integrated circuit (RFIC).

4. The integrated circuit amplifier of claim 1 wherein the input signal is an RF input signal.

5. The integrated circuit amplifier of claim 1 wherein the phase shifting element is a 90 degree phase shifting element.

6. The integrated circuit amplifier of claim 1 wherein the impedance transformer element is a quarter wavelength impedance transformer element.

7. The integrated circuit amplifier set forth in claim 1 , wherein the impedance transformer is a lumped element of inductance and capacitance elements.

8. The circuit as set forth in claim 1 wherein the bias transistor is one of a BJT, an HBT and a FET.

9. The circuit as set forth in claim 1 wherein the amplifier transistor is one of a BJT, an HBT and a FET.

10. The circuit as set forth in claim 1 wherein the first resonator is an RLC circuit.

11. The circuit as set forth in claim 1 wherein the diode element comprises a plurality of diodes.

12. The circuit as set forth in claim 1 wherein the second resonator is an RLC circuit.

13. The circuit as set forth in claim 1 wherein the resistive element is a resistor.

14. The circuit as set forth in claim 1 wherein the resistive element is an RLC circuit.

Assignments (8)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2017
From: II-VI OPTOELECTRONIC DEVICES, INC.
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 042551/0708 →
CHANGE OF NAME Recorded May 1, 2017
From: ANADIGICS, INC.
To: II-VI OPTOELECTRONIC DEVICES, INC.
Reel/Frame 042381/0761 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ERRONEOUS NUMBER 6790900 AND REPLACE IT WITH 6760900 PREVIOUSLY RECORDED ON REEL 034056 FRAME 0641. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded Nov 21, 2016
From: ANADIGICS, INC.
To: SILICON VALLEY BANK
Reel/Frame 040660/0967 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 037973 FRAME: 0226. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded May 18, 2016
From: ANADIGICS, INC.
To: II-VI INCORPORATED
Reel/Frame 038744/0835 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2016
From: II-VI INCORPORATED
To: ANADIGICS, INC.
Reel/Frame 038119/0312 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Mar 1, 2016
From: ANADIGICS, INC.
To: II-IV INCORPORATED
Reel/Frame 037973/0226 →
RELEASE OF SECURITY INTEREST Recorded Mar 1, 2016
From: SILICON VALLEY BANK
To: ANADIGICS, INC.
Reel/Frame 037973/0133 →
SECURITY AGREEMENT Recorded Oct 27, 2014
From: ANADIGICS, INC.
To: SILICON VALLEY BANK
Reel/Frame 034056/0641 →