IP Library Granted Patent US 6,859,398
Granted Patent B2
US 6,859,398 · App. 10/692,636 · Granted Feb 22, 2005

Semiconductor memory component

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,859,398
App. No.
10/692,636
Granted
Feb 22, 2005
Kind
B2
Abstract

A plurality of digital-analog converters and analog-digital converters are connected in the data lines between the connection contacts and the memory cells of a memory device. The memory can be read, written to and actuated by analog data transfers instead of the previous digital signals. The same volume of data, for which a plurality of connection contact areas were normally required, can thus be read via just one connection contact. Addressing the memory cells requires no more than respective contact areas for the analog row address and the analog column address, which are converted into digital addresses using analog-digital converters.

Claims (9)

1. A semiconductor component, comprising:

a semiconductor chip with a semiconductor memory having an array with a plurality of memory cells;

at least one connection contact;

an electrically conductive connection integrated into said semiconductor chip between said at least one connection contact and said semiconductor memory;

at least one converter device selected from the group consisting of a digital-analog converter and an analog-digital converter integrated into said semiconductor chip and incorporated in said electrically conductive connection for enabling a utilization of said semiconductor memory with analog signals; and

wherein a number of said connection contacts for said semiconductor chip is less than a number of connection contacts required for a utilization of said semiconductor memory with digital signals.

2. The component according to claim 1 , wherein said at least one converter device includes digital-analog converters and analog-digital converters disposed to enable read and write operations by outputting and inputting analog data.

3. The component according to claim 1 , wherein said at least one converter device includes at least one analog-digital converter disposed to enable control of read and write operations and/or to address memory locations by inputting analog control signals.

4. The component according to claim 1 , wherein said at least one converter device includes digital-analog converters and analog-digital converters disposed to enable both read and write operations and control thereof by outputting and inputting exclusively analog data and by inputting exclusively analog control signals.