IP Library Granted Patent US 7,237,084
Granted Patent B2
US 7,237,084 · App. 10/694,302 · Granted Jun 26, 2007

Method and program product for avoiding cache congestion by offsetting addresses while allocating memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,237,084
App. No.
10/694,302
Granted
Jun 26, 2007
Kind
B2
Abstract

A method of allocating memory operates to avoid overlapping hot spots in cache that can ordinarily cause cache thrashing. This method includes steps of determining a spacer size, reserving a spacer block of memory from a memory pool, and allocating memory at a location following the spacer block. In an alternative embodiment, the spacer size is determined randomly in a range of allowable spacer size. In other alternative embodiments, spacers are allocated based upon size of a previously allocated memory block.

Claims (7)

1. A method of dynamically allocating memory of a computer system operable when a program running on the computer system requests allocation of a requested memory block from a memory pool comprising steps of:

testing a size of the requested memory block to determine if the size is representable as N times two raised to the power M times a cache line size of the computer system, where N is an integer equal to or greater than 1, and M is an integer greater than one; and, if the size of the requested memory block is so representable, further comprising:

determining a spacer size determined as a random spacer size within a predetermined range of allowable spacer size,

reserving a spacer block of memory from the memory pool, the spacer block being of the spacer size; and

allocating the memory block, adjacent to the spacer block, from the memory pool.

2. The method of claim 1 , wherein the integer M is parameterized such that it may be adjusted to optimize performance.

3. The method of claim 2 wherein the range of permissible spacer sizes is adjustable by a system administrator.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 26, 2021
From: OT PATENT ESCROW, LLC
To: VALTRUS INNOVATIONS LIMITED
Reel/Frame 057650/0537 →
PATENT ASSIGNMENT, SECURITY INTEREST, AND LIEN AGREEMENT Recorded Jan 26, 2021
From: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP; HEWLETT PACKARD ENTERPRISE COMPANY
To: OT PATENT ESCROW, LLC
Reel/Frame 055269/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2015
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 037079/0001 →