IP Library Granted Patent US 6,995,548
Granted Patent B2
US 6,995,548 · App. 10/696,138 · Granted Feb 7, 2006

Asymmetrical multiphase DC-to-DC power converter

Assignee: Intersil Americas Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,995,548
App. No.
10/696,138
Granted
Feb 7, 2006
Kind
B2
Abstract

A multiphase DC-DC converter architecture, in which respectively different channels have different operational performance parameters. These different parameters are selected so as to enable the converter to achieve an extended range of high efficiency. The converter contains a combination of one or more fast response time-based converter channels, and one or more highly efficient converter channels in respectively different phases thereof and combines the outputs of all the channels. The efficiency of the asymmetric multiphase converter is higher at light loads (up to approximately 12 amps), enabling it to offer longer battery life in applications that spend most of their operating time in the leakage mode, as noted above.

Claims (8)

1. A multiphase DC-DC power converter for supplying power to a load comprising:

a plurality of DC-DC converter channels, outputs of which are combined at an output node to provide a composite DC current to said load, said plurality of DC-DC converter channels including a first, high efficiency channel having a first, relatively high power conversion efficiency and a first response time, and one or more second fast response time channels, each having a second power conversion efficiency less than said first, relatively high power conversion efficiency, and a second response time that is faster than said first response time; and

a single control loop, which monitors said output node and simultaneously and continuously enables each of said high efficiency channel and said one more fast response time channels, so as to cause said high efficiency channel to supply one-hundred percent of leakage current for a light load current condition and, in response to a dynamic increase in current demand from said leakage value to a full load current value, to cause said one more fast response time channels to respond by handling said full load current value, so as to realize a composite load current at said output node comprised of said leakage current and said full load current.

2. The multiphase DC-DC power converter according to claim 1 , wherein said high efficiency channel has a larger output inductance than said one or more fast response time channels.

3. A method of supplying power to a load comprising the steps of:

(a) providing a multiphase DC-DC converter having a plurality of DC-DC converter channels, outputs of which are combined at an output node to provide a composite DC current to said load, said plurality of DC-DC converter channels including a first, high efficiency channel having a first, relatively high power conversion efficiency and a first response time, and one or more second fast response time channels, each having a second power conversion efficiency less than said first, relatively high power conversion efficiency, and a second response time that is faster than said first response time;

(b) simultaneously and continuously controlling each of said high efficiency channel and said one or more second fast response time channels by way of a single control loop, which monitors said output node and continuously enables each of said high efficiency channel and said one more fast response time channels, so as to cause said high efficiency channel to supply one-hundred percent of leakage current for a light load current condition and, in response to a dynamic increase in current demand from said leakage value to a full load current value, said one more fast response time channels responds by handling said full load current value, so as to realize a composite load current at said output node comprised of said leakage current and said full load current.

4. The method according to claim 3 , wherein said high efficiency channel has a larger output inductance than said one or more fast response time channels.

Assignments (3)
CHANGE OF NAME Recorded Jun 10, 2014
From: INTERSIL AMERICAS INC.
To: INTERSIL AMERICAS LLC
Reel/Frame 033119/0484 →
SECURITY AGREEMENT Recorded Apr 30, 2010
From: INTERSIL CORPORATION; TECHWELL, INC.; INTERSIL COMMUNICATIONS, INC.; QUELLAN, INC.; ZILKER LABS, INC.; KENET, INC.; INTERSIL AMERICAS INC.; ELANTEC SEMICONDUCTOR, INC.; D2AUDIO CORPORATION; PLANET ATE, INC.
To: MORGAN STANLEY & CO. INCORPORATED
Reel/Frame 024320/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 29, 2003
From: WALTERS, MICHAEL M.; PETRICEK, SHEA L.
To: INTERSIL AMERICAS INC.
Reel/Frame 014654/0112 →
Continuity (1)
Related Publication 20050093525A1 · May 5, 2005