IP Library Granted Patent US 7,477,661
Granted Patent B2
US 7,477,661 · App. 10/696,998 · Granted Jan 13, 2009

Method, system, and computer program product for managing jitter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,477,661
App. No.
10/696,998
Granted
Jan 13, 2009
Kind
B2
Abstract

A method, system and computer software product for managing jitter buffering that accurately measures network latency, the variation in latency (also known as jitter), and efficiently manages the media packet stream and jitter buffers is disclosed. A framer time-stamps incoming packets. A traffic analyzer maintains a sliding window of statistics generated from a recent set of packets. A jitter manager monitors packets, receives and makes adjustments based on information received from the traffic analyzer, and manages any connected jitter buffers.

Claims (15)

1. A computer usable medium having control logic therein for causing a computer to manage jitter within packets exchanged between a packet switched network and the public switched telephone network, said control logic comprising:

computer readable program code that causes the computer to handle the traffic from the packet-switched network to the public switched telephone network; and

computer readable program code that causes the computer to manage the jitter of said traffic, wherein the computer adjusts an adaptive buffer to regulate the flow of data packets, wherein a size of the adaptive buffer is determined based on jitter measurement for a message currently being processed, an average jitter of a set of received data packets and the average jitter variation of the set of received data packets.

2. A computer usable medium having control logic therein for causing a computer to manage the flow of a data packet within a set of data packets, said control logic comprising:

(a) computer readable program code that causes the computer to receive the data packet, wherein the received data packet is the most recent data packet received within the set of data packets;

(b) computer readable program code that causes the computer to measure a jitter for the data packet received in step (a);

(c) computer readable program code that causes the computer to compute a jitter variation for the data packet received in step (a);

(d) computer readable program code that causes the computer to compute an average jitter measurement for the set of data packets;

(e) computer readable program code that causes the computer to compute an average jitter variation for the set of data packets; and

(f) computer readable program code that causes the computer to compute a target buffer size, wherein the target buffer size is a function of the average jitter measurement and the average jitter variation.

3. A computer usable medium having control logic therein for causing a computer to calculate the size of a buffer used to manage the flow of a set of received data packets, said control logic comprising:

(a) computer readable program code that causes the computer to establish a minimum buffer size;

(b) computer readable program code that causes the computer to compute an average jitter measurement based on at least two received data packets;

(c) computer readable program code that causes the computer to compute an average jitter variation measurement based on at least two received data packets; and

(d) computer readable program code that causes the computer to determine a target buffer size based on the values determined in (a), (b) and (c).

Assignments (5)
MERGER Recorded Dec 11, 2015
From: MIST SILICON LIMITED LIABILITY COMPANY
To: CHEMTRON RESEARCH LLC
Reel/Frame 037271/0722 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 26, 2012
From: SCOTT, MARK
To: ARRAY TELECOM CORPORATION
Reel/Frame 027597/0340 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2012
From: DIGITAL RESOURCE PARTNERS LLC
To: MIST SILICON LIMITED LIABILITY COMPANY
Reel/Frame 027593/0640 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2011
From: VERTICAL COMMUNICATIONS ACQUISITION CORP.
To: DIGITAL RESOURCE PARTNERS LLC
Reel/Frame 027451/0457 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2008
From: ARRAY TELECOM CORPORATION
To: VERTICAL COMMUNICATIONS ACQUISITION CORP.
Reel/Frame 021018/0745 →