IP Library Granted Patent US 7,116,159
Granted Patent B2
US 7,116,159 · App. 10/697,418 · Granted Oct 3, 2006

Method and apparatus for adjusting an active filter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,116,159
App. No.
10/697,418
Granted
Oct 3, 2006
Kind
B2
Abstract

An adjustable filter, particularly for use as an antialiasing filter in digital telecommunications networks, includes adjustable capacitors which determine frequency response for the purpose of accurate alignment with a particular cut-off frequency. The active filter includes, in line with the invention, a control device with a measuring device for ascertaining the actual cut-off frequency of the filter. On the basis of the ascertained actual cut-off frequency of the filter and the information about the nominal cut-off frequency which is to be set, an adjustment parameter for the adjustable capacitor is selected from a memory arrangement. This adjustment parameter is used to adjust the adjustable capacitor such that the desired nominal cut-off frequency is obtained and, at the same time, the alignment is performed to achieve the nominal cut-off frequency with sufficient accuracy.

Claims (29)

1. A method for adjusting an active filter, comprising:

providing an adjustable capacitor for determining a frequency response of said filter;

determining a measure of the frequency response and receiving a nominal frequency response;

selecting an adjustment parameter from a plurality of adjustment parameters stored in a memory arrangement based on the measure of the frequency response and the nominal frequency response; and

adjusting the adjustable capacitor on the basis of the selected adjustment parameter,

wherein selecting from the memory arrangement uses an addressable table memory whose address has a word length comprising at least two digits, and at least one digit in the address word length is filled with a digital value derived from the determined measure of the frequency response, and at least one digit in the address word length is filled with a digital value which describes the nominal frequency response.

2. The method according to claim 1 , wherein the measure of the frequency response of the active filter is a time constant.

3. The method according to claim 2 , wherein the determined time constant is normalized to a particular value of a clock frequency used.

4. The method according to claim 1 , wherein the nominal frequency response is selected from a plurality of given nominal frequency responses.

5. The method according to claim 1 , further comprising a step of providing a fixed capacitor arranged in parallel with the adjustable capacitor.

6. The method according to claim 1 , wherein the digital value describing the nominal frequency response is indicative of a selected nominal frequency response taken from a set of at least two nominal frequency responses.

7. The method according to claim 6 , wherein the at least two nominal frequency responses have cut-off frequencies in the range from about 8 to about 12.44 MHz.

8. A circuit arrangement for filtering an electrical signal, comprising:

an active filter including at least one adjustable capacitor that determines frequency response;

a circuit to determine a measure of the frequency response of the active filter;

a memory arrangement which is adapted to store a plurality of adjustment parameters for adjusting the at least one adjustable capacitor, wherein the memory arrangement includes a table memory for storing digital values in binary form as adjustment parameters; and

a control device which is adapted to select a stored adjustment parameter depending on said determined measure of the frequency response and on a nominal frequency response fed to the circuit arrangement and to adjust the at least one adjustable capacitor on the basis of the selected adjustment parameter,

wherein the table memory includes an address word length having at least two digits, and the circuit arrangement fills at least one digit in the address word length with a digital value derived from the determined measure of the frequency response and fills at least one digit in the address word length with a digital value which describes the nominal frequency response.

9. The circuit arrangement according to claim 8 , wherein the at least one adjustable capacitor includes at least one invariable base capacitor and an adjustable capacitor component.

10. The circuit arrangement according to claim 8 , wherein the at least one adjustable capacitor includes a plurality of series circuits connected in parallel, which each one of the at least one adjustable capacitor comprise a single capacitor and a switch.

11. The circuit arrangement according to claim 8 , wherein the circuit arrangement is arranged to determine a time constant as a measure of the frequency response.

12. The circuit arrangement according to claim 11 , wherein the circuit arrangement is arranged to normalize the time constant to a particular value of a clock frequency used when determining the time constant.

13. The circuit arrangement according to claim 8 , wherein the components of the circuit arrangement are integrated into a semiconductor.

14. The circuit arrangement according to claim 8 , further including at least one reference capacitor having a value in a known ratio to the value of at least one capacitor which determines frequency response, wherein the circuit for determining a measure of the frequency response of the filter is arranged to ascertain a measure of the value of the reference capacitor, and the control device is arranged to use the measure of the value of the reference capacitor instead of the measure of the frequency response of the active filter.

15. The circuit arrangement according to claim 14 , wherein the reference capacitor and the capacitor which determines frequency response are made up of capacitors of the same value.

16. The apparatus according to claim 8 , wherein the nominal frequency response is selected from a plurality of given nominal frequency responses.

17. The circuit arrangement according to claim 8 , further comprising a fixed capacitor arranged in parallel with the adjustable capacitor.

18. The circuit arrangement according to claim 8 , wherein the digital value describing the nominal frequency response is indicative of a selected nominal frequency response taken from a set of at least two nominal frequency responses.

19. The circuit arrangement according to claim 18 , wherein the at least two nominal frequency responses have cut-off frequencies in the range from about 8 to about 12.44 MHz.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Jan 17, 2018
From: LANTIQ DEUTSCHLAND GMBH; LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 045086/0015 →
RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677 Recorded Apr 17, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 035453/0712 →