IP Library Granted Patent US 7,526,024
Granted Patent B2
US 7,526,024 · App. 10/716,288 · Granted Apr 28, 2009

Storing macroblocks for concatenated frames

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,526,024
App. No.
10/716,288
Granted
Apr 28, 2009
Kind
B2
Abstract

Presented herein is a system for storing macroblocks for concatenated frames. A decoder system comprises a frame buffer. The frame buffer comprises one or more rows. A particular one of the rows stores macroblocks from a plurality of frames.

Claims (45)

1. A circuit for decoding video data, said circuit comprising:

an instruction memory for storing a plurality of executable instructions;

a processor for executing the plurality of executable instructions, the execution of the plurality of executable instructions causing:

storing a portion of a first frame in a row of a bank of a memory;

storing a portion of a second frame in the same row of the same bank of the memory; and

providing a particular one of the portions of either the first frame or the second frame upon receiving a request for the particular one of the portions.

2. The circuit of claim 1 , wherein the portion of the first frame and the portion of the second frame comprises a macroblock.

3. The circuit of claim 1 , wherein the portion of the first frame is in a top half of the first frame, and wherein the portion of the second frame is in a top half of the second frame.

4. The circuit of claim 1 , wherein:

storing a portion of a first frame in a row of a bank of a memory further comprises storing the portion of the first frame in the row of the bank in a first memory device; and

storing a portion of a second frame in the same row of the same bank of the memory further comprises storing the portion of the first frame in the same row of the same bank of the same memory device.

5. A circuit for decoding video data, said circuit comprising:

an instruction memory for storing a plurality of executable instructions;

a processor for executing the plurality of executable instructions, the execution of the plurality of executable instructions causing:

storing a top macroblock row of a first frame in a first one or more rows of memory;

storing a top macroblock row of a second frame in a second one or more rows of memory; and

providing a particular one of the macroblocks of either the first frame or the second frame upon receiving a request for the particular one of the macroblocks; and

a particular one of the first one or more rows of memory being adjacent to a particular one of the second one or more rows in the same bank of memory.

6. The circuit of claim 5 , wherein the first one or more rows of memory are contiguous, and wherein the second one or more rows of memory are contiguous.

7. The circuit of claim 5 , wherein execution of the plurality of instructions further causes:

storing a top macroblock row of a third frame in a third one or more rows of memory; and

wherein a particular one of the third one or more rows of memory are adjacent to another particular one of the second one or more rows of memory.

8. The circuit of claim 7 , wherein execution of the plurality of instructions further causes:

storing a second macroblock row of the first frame in a fourth one or more rows of memory;

the third one or more rows of memory being continuous; and

wherein a particular one of the fourth one or more rows is adjacent to another particular one of the third one or more rows of memory.

9. A method for decoding video data, said method comprising:

storing a portion of a first frame in a row of a bank of memory; and

storing a portion of a second frame in the same row of the same bank of memory; and

providing a particular one of the portions of either the first frame or the second frame upon receiving a request for the particular one of the portions.

10. The method of claim 9 , wherein the portion of the first frame and the portion of the second frame comprises a macroblock.

11. The method of claim 9 , wherein the portion of the first frame is in a top half of the first frame, and wherein the portion of the second frame is in a top half of the second frame.

12. A method for decoding video data, said method comprising:

storing a top macroblock row of a first frame in a first one or more rows of memory;

storing a top macroblock row of a second frame in a second one or more rows of memory; and

providing a particular one of the macroblocks of either the first frame or the second frame upon receiving a request for the particular one of the macroblocks; and

a particular one of the first one or more rows of memory being adjacent to a particular one of the second one or more rows in the same bank of memory.

13. The method of claim 12 , wherein the first one or more rows of memory are contiguous, and wherein the second one or more rows of memory are contiguous.

14. The method of claim 13 , said method further comprising:

storing a top macroblock row of a third frame in a third one or more rows of memory; and

wherein a particular one of the third one or more rows of memory are adjacent to another particular one of the second one or more rows of memory.

15. The method of claim 14 , further comprising:

storing a second macroblock row of the first frame in a fourth one or more rows of memory;

the third one or more rows of memory being continuous; and

wherein a particular one of the fourth one or more rows is adjacent to another particular one of the third one or more rows of memory.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED AT REEL: 047195 FRAME: 0827. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Nov 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047924/0571 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047195/0827 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2004
From: KUMAR, SATHISH; RAMAKRISHNAN, LAKSHMANAN; NEUMAN, DARREN
To: BROADCOM CORPORATION
Reel/Frame 015234/0736 →