Integrated circuit package having bypass capacitors coupled to bottom of package substrate and supporting surface mounting technology
View Patent ↗An integrated circuit package is disclosed. The integrated circuit package includes a package substrate having a top and a bottom. Further, the integrated circuit package includes a plurality of bypass capacitors coupled to the bottom of the package substrate without a cavity. Moreover, the integrated circuit package includes an array of solder balls formed on the bottom of the package substrate. The array of solder balls facilitates surface mounting to a printed circuit board assembly. Also, the solder balls provide sufficient space between the printed circuit board assembly and the bypass capacitors. In an embodiment, the package substrate is an organic substrate.
1. An integrated circuit package comprising:
a package substrate having a top and a bottom;
a plurality of bypass capacitors coupled to said bottom without a cavity; and
an array of solder balls formed on said bottom, wherein said array of solder balls facilitates surface mounting to a printed circuit board assembly,
wherein said solder balls provide sufficient space between said printed circuit board assembly and said bypass capacitors, and wherein a height of each solder ball is no greater than approximately 0.5 millimeters.
2. The integrated circuit package as recited in claim 1 wherein said package substrate comprises an organic substrate.
3. The integrated circuit package as recited in claim 1 further comprising a chip die coupled to said top in a flip-chip configuration.
4. The integrated circuit package as recited in claim 1 further comprising a chip die coupled to said top in a wire bonding configuration.
5. The integrated circuit package as recited in claim 1 wherein a height of each bypass capacitor is approximately between 0.325 millimeters and 0.350 millimeters.
6. The integrated circuit package as recited in claim 1 wherein a portion of said bypass capacitors are coupled within a center of said bottom.
7. An electronic assembly comprising:
a printed circuit board assembly; and
an integrated circuit package surface mounted to said printed circuit board assembly, wherein said integrated circuit package comprises:
a package substrate having a top and a bottom,
a plurality of bypass capacitors coupled to said bottom without a cavity, and
an array of solder balls formed on said bottom, wherein said array of solder balls facilitates a surface mounting technique, wherein said solder balls provide sufficient space between said printed circuit board assembly and said bypass capacitors, and wherein a height of each solder ball is no greater than approximately 0.5 millimeters.
8. The electronic assembly as recited in claim 7 wherein said package substrate comprises an organic substrate.
9. The electronic assembly as recited in claim 7 wherein said integrated circuit package further comprises a chip die coupled to said top in a flip-chip configuration.
10. The electronic assembly as recited in claim 7 wherein said integrated circuit package further comprises a chip die coupled to said top in a wire bonding configuration.
11. The electronic assembly as recited in claim 7 wherein a height of each bypass capacitor is approximately between 0.325 millimeters and 0.350 millimeters.
12. A method of surface mounting an integrated circuit package having a package substrate to a printed circuit board assembly, said method comprising:
forming an array of solder balls on a bottom of said package substrate;
coupling a plurality of bypass capacitors to said bottom without a cavity; and
using said array of solder balls to surface mount said integrated circuit package to said printed circuit board assembly, wherein said solder balls provide sufficient space between said printed circuit board assembly and said bypass capacitors, and wherein a height of each solder ball is no greater than approximately 0.5 millimeters.
13. The method as recited in claim 12 wherein said package substrate comprises an organic substrate.
14. The method as recited in claim 12 wherein said integrated circuit package further comprises a chip die coupled to a top of said package substrate in a flip-chip configuration.
15. The method as recited in claim 12 wherein said integrated circuit package further comprises a chip die coupled to a top of said package substrate in a wire bonding configuration.
16. The method as recited in claim 12 wherein a height of each bypass capacitor is approximately between 0.325 millimeters and 0.350 millimeters.
17. The method as recited in claim 12 wherein said coupling said plurality of bypass capacitors includes:
coupling a portion of said bypass capacitors within a center of said bottom.
18. The method as recited in claim 12 further comprising:
performing a reflow process after forming said array of solder balls and coupling said bypass capacitors.