IP Library Granted Patent US 6,943,716
Granted Patent B2
US 6,943,716 · App. 10/731,885 · Granted Sep 13, 2005

Variable rate sigma delta modulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,943,716
App. No.
10/731,885
Granted
Sep 13, 2005
Kind
B2
Abstract

A sigma delta circuit is provided having a sigma delta modulator configured to operate according to a first clock signal and a quantizer connected to the sigma delta modulator, where the quantizer is configured to operate according to a second clock signal. In operation, if a small amplitude signal is received by the sigma delta circuit, the circuit is configured to operate at a fixed output frequency. When a large amplitude signal is received, the circuit is configured to adjust to a different frequency to accommodate the larger signal. The second clock signal may be a variable clock signal, where the quantizer operates according to a variable clock signal in order to adjust to different input signals.

Claims (7)

1. A sigma delta circuit comprising:

a sigma delta modulator configured to operate according to a first clock signal; and

a quantizer connected to the sigma delta modulator and configured to operate according to a second clock signal, wherein the sigma delta modulator is further configured to operate at a fixed output frequency of transitions under one set of circumstances, and to operate at a variable frequency under another set of circumstances.

2. A sigma delta circuit according to claim 1 , wherein the second clock signal that determines the output frequency of transitions is a variable clock signal.

3. A sigma delta circuit comprising:

a sigma delta modulator configured to operate according to a first clock signal; and

a quantizer connected to the sigma delta modulator and configured to operate according to a second clock signal, wherein the sigma delta quantizer element is configured to operate at a variable clock frequency such that for small input signals a fixed frequency of output transitions is produced and for large input signals a possibly variable output frequency of edges is produced.

Assignments (2)
SECURITY AGREEMENT Recorded Jul 9, 2008
From: ESS TECHNOLOGY, INC.
To: THE PRIVATE BANK OF THE PENINSULA
Reel/Frame 021212/0413 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2003
From: MALLINSON, ANDREW MARTIN
To: ESS TECHNOLOGY
Reel/Frame 014796/0766 →