IP Library Granted Patent US 7,401,261
Granted Patent B1
US 7,401,261 · App. 10/741,397 · Granted Jul 15, 2008

Automatic analysis of memory operations using panel dump file

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,401,261
App. No.
10/741,397
Granted
Jul 15, 2008
Kind
B1
Abstract

An embodiment of the present invention is a technique to provide a graphical user interface (GUI) to analyze memory operations in a computer system. A job summary window shows state information of jobs in at least a unit panel. The unit panel represents at least a functional unit in the computer system. A memory job window shows state information of memory jobs in a functional unit selected from the unit panel to provide diagnostic information to the user. The state information being obtained from a panel dump file retrieved from the computer system.

Claims (87)

1. A method comprising:

(a) showing, in a job summary window, state information of jobs in at least a unit panel, the unit panel representing at least a functional unit in a computer system; and

(b) showing, in a memory job window, state information of memory jobs in a functional unit selected from the unit panel to provide diagnostic information to the user, the state information being obtained from a panel dump file retrieved from the computer system.

2. The method of claim 1 wherein the functional unit is one of a processor unit, a memory unit, and an input/output (I/O) unit.

3. The method of claim 2 wherein operation (a) comprises:

displaying, in a processor panel in the job summary window, status of memory jobs and memory-mapped jobs in the processor unit.

4. The method of claim 3 wherein the state information of the active jobs and the active memory jobs are combined to provide the diagnostic information.

5. The method of claim 2 wherein operation (a) comprises:

displaying, in a memory panel in the job summary window, status of memory and memory-mapped jobs in the memory unit.

6. The method of claim 2 wherein operation (a) comprises:

displaying, in an I/O panel in the job summary window, status of memory-mapped jobs initiated by the I/O unit.

7. The method of claim 1 wherein operation (b) comprises:

displaying, in a processor memory job panel in the memory job window, a list of active memory jobs; and

displaying, in an investigate memory job panel in the memory job window, detailed information on an active memory job selected from the list in the processor memory job panel.

8. The method of claim 7 wherein operation (b) comprises:

displaying, in a processor bus area in the investigate memory job panel, state information of the selected active memory job originated from a processor bus;

displaying, in a deferred queue area in the investigate memory job panel, state information of the selected active memory in a deferred queue;

displaying, in a memory queue area in the investigate memory job panel, state information of the selected active memory job in a memory request queue; and

displaying, in a memory response queue area in the investigate memory job panel, state information of the selected active memory job in the memory response queue.

9. The method of claim 7 wherein the state information includes at least one of:

a job identifier to identify an active job;

a deferred identifier to identify the active job as seen at a processor bus interface of a processor;

a processor address associated with the active job as generated by the processor;

a memory unit identifier to specify a memory unit that the active job is destined for;

a memory address to specify a cache-line address of the active job at the memory unit;

an operation indicator to indicate a memory operation type of the active job; and

a processor identifier to identify the processor.

10. The method of claim 1 wherein the computer system is a cellular multiprocessor system.

11. An article of manufacture comprising:

a machine-accessible storage medium including data that, when accessed by a machine, cause the machine to perform operations comprising:

showing, in a job summary window, state information of jobs in at least a unit panel, the unit panel representing at least a functional unit in a computer system; and

showing, in a memory job window, state in formation of memory jobs in a functional unit selected from the unit panel to provide diagnostic information to the user, the state information being obtained from a panel dump file retrieved from the computer system.

12. The article of manufacture of claim 11 wherein the functional unit is one of a processor unit, a memory unit, and an input/output (I/O) unit.

13. The article of manufacture of claim 12 wherein the data causing the machine to perform operation (a) comprise data that, when accessed by the machine, cause the machine to perform operations comprising:

displaying, in a processor panel in the job summary window, status of memory jobs and memory-mapped jobs in the processor unit.

14. The article of manufacture of claim 13 wherein the state information of the active jobs and the active memory jobs are combined to provide the diagnostic information.

15. The article of manufacture of claim 12 wherein the data causing the machine to perform operation (a) comprise data that when accessed by the machine, cause the machine to perform operators comprising:

displaying, in a memory panel in the job summary window, status of memory and memory-mapped jobs in the memory unit.

16. The article of manufacture of claim 12 wherein the data causing the machine to perform operation (a) comprise data that, when accessed by the machine, cause the machine to perform operations comprising:

displaying, in an I/O panel in the job summary window, status of memory-mapped jobs initiated by the I/O unit.

17. The article of manufacture of claim 11 wherein the data causing the machine to perform operation (b) comprise data that, when accessed by the machine, cause the machine to perform operations comprising:

displaying, in a processor memory job panel in the memory job window, a list of active memory jobs; and

displaying, in an investigate memory job panel in the memory job window, detailed information on an active memory job selected from the list in the processor memory job panel.

18. The article of manufacture of claim 17 wherein the data causing the machine to perform operation (b) comprise data that, when accessed by the machine, cause the machine to perform operations comprising:

displaying, in a processor bus area in the investigate memory job panel, state information of the selected active memory job originated from a processor bus;

displaying, in a deferred queue area in the investigate memory job panel, state information of the selected active memory in a deferred queue;

displaying in a memory queue area in the investigate memory job panel, state information of the selected active memory job in a memory request queue; and

displaying, in a memory response queue area in the investigate memory job panel, state information of the selected active memory job in the memory response queue.

19. The article of manufacture of claim 17 wherein the state information includes at least one of:

a job identifier to identify an active job;

a deferred identifier to identify the active job as seen at a processor bus interface of a processor;

a processor address associated with the active job as generated by the processor;

a memory unit identifier to specify a memory unit that the active job is destined for;

a memory address to specify a cache-line address of the active job at the memory unit;

an operation indicator to indicate a memory operation type of the active job; and

a processor identifier to identify the processor.

20. The article of manufacture of claim 11 wherein the computer system is a cellular multiprocessor system.

21. A system comprising:

a processor; and

a memory coupled to the processor, the memory containing instructions that, when executed by the processor, cause the processor to:

show, in a job summary window, state information of jobs in at least a unit panel, the unit panel representing at least a functional unit in a computer system; and

show, in a memory job window, state information of memory jobs in a functional unit selected from the unit panel to provide diagnostic information to the user, the state information being obtained from a panel dump file retrieved from the computer system.

22. The system of claim 21 wherein the functional unit is one of a processor unit, a memory unit, and an input/output (I/O) unit.

23. The system of claim 22 wherein the instructions causing the processor to show, in a job summary window, state information of jobs comprise instructions that, when executed by the processor, cause the processor to:

display, in a processor panel in the job summary window, status of memory jobs and memory-mapped jobs in the processor unit.

24. The system of claim 23 wherein the state information of the active jobs and the active memory jobs are combined to provide the diagnostic information.

25. The system of claim 22 wherein the instructions causing the processor to show, in a job summary window, state information of jobs comprise instructions that, when executed by the processor, cause the processor to:

display, in a memory panel in the job summary window, status of memory and memory-mapped jobs in the memory unit.

26. The system of claim 22 wherein the instructions causing the processor to show, in a job summary window, state information of jobs comprise instructions that, when executed by the processor, cause the processor to:

display, in an I/O panel in the job summary window, status of memory-mapped jobs initiated by the I/O unit.

27. The system of claim 21 wherein the instructions causing the processor to show, in a memory job window, state information of memory jobs comprise instructions that, when executed by the processor, cause the processor to:

display, in a processor memory job panel in the memory job window, a list of active memory jobs; and

display, in an investigate memory job panel in the memory job window, detailed information on an active memory job selected from the list in the processor memory job panel.

28. The system of claim 27 wherein the instructions causing the processor to show, in a memory job window, state information of memory jobs comprise instructions that, when executed by the processor, cause the processor to:

display, in a processor bus area in the investigate memory job panel, state information of the selected active memory job originated from a processor bus;

display, in a deferred queue area in the investigate memory job panel, state information of the selected active memory in a deferred queue;

display, in a memory queue area in the investigate memory job panel, state information of the selected active memory job in a memory request queue; and

display, in a memory response queue area in the investigate memory job panel, state information of the selected active memory job in the memory response queue.

29. The system of claim 27 wherein the state information includes at least one of:

a job identifier to identify an active job;

a deferred identifier to identify the active job as seen at a processor bus interface of a processor;

a processor address associated with the active job as generated by the processor;

a memory unit identifier to specify a memory unit that the active job is destined for;

a memory address to specify a cache-line address of the active job at the memory unit;

an operation indicator to indicate a memory operation type of the active job; and

a processor identifier to identify the processor.

30. The system of claim 21 wherein the computer system is a cellular multiprocessor system.

Assignments (14)
SECURITY INTEREST Recorded Nov 19, 2020
From: UNISYS CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 054481/0865 →
RELEASE OF SECURITY INTEREST Recorded Oct 28, 2020
From: WELLS FARGO BANK, NATIONAL ASSOCIATION
To: UNISYS CORPORATION
Reel/Frame 054231/0496 →
RELEASE OF SECURITY INTEREST Recorded Nov 9, 2017
From: WELLS FARGO BANK, NATIONAL ASSOCIATION (SUCCESSOR TO GENERAL ELECTRIC CAPITAL CORPORATION)
To: UNISYS CORPORATION
Reel/Frame 044416/0358 →
SECURITY INTEREST Recorded Oct 6, 2017
From: UNISYS CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 044144/0081 →
PATENT SECURITY AGREEMENT Recorded Apr 27, 2017
From: UNISYS CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE
Reel/Frame 042354/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 26, 2013
From: DEUTSCHE BANK TRUST COMPANY AMERICAS, AS COLLATERAL TRUSTEE
To: UNISYS CORPORATION
Reel/Frame 030082/0545 →
RELEASE OF SECURITY INTEREST Recorded Mar 15, 2013
From: DEUTSCHE BANK TRUST COMPANY
To: UNISYS CORPORATION
Reel/Frame 030004/0619 →
SECURITY AGREEMENT Recorded Jun 27, 2011
From: UNISYS CORPORATION
To: GENERAL ELECTRIC CAPITAL CORPORATION, AS AGENT
Reel/Frame 026509/0001 →
PATENT SECURITY AGREEMENT (JUNIOR LIEN) Recorded Oct 13, 2009
From: UNISYS CORPORATION
To: DEUTSCHE BANK TRUST COMPANY AMERICAS, AS COLLATERAL TRUSTEE
Reel/Frame 023364/0098 →
PATENT SECURITY AGREEMENT (PRIORITY LIEN) Recorded Oct 12, 2009
From: UNISYS CORPORATION
To: DEUTSCHE BANK TRUST COMPANY AMERICAS, AS COLLATERAL TRUSTEE
Reel/Frame 023355/0001 →
RELEASE BY SECURED PARTY Recorded Sep 14, 2009
From: CITIBANK, N.A.
To: UNISYS CORPORATION; UNISYS HOLDING CORPORATION
Reel/Frame 023263/0631 →
RELEASE BY SECURED PARTY Recorded Jul 31, 2009
From: CITIBANK, N.A.
To: UNISYS CORPORATION; UNISYS HOLDING CORPORATION
Reel/Frame 023312/0044 →
SECURITY AGREEMENT Recorded Jun 20, 2006
From: UNISYS CORPORATION; UNISYS HOLDING CORPORATION
To: CITIBANK, N.A.
Reel/Frame 018003/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 19, 2003
From: WHITTAKER, BRUCE ERNEST; WATSON, LELAND ELVIS
To: UNISYS CORPORATION
Reel/Frame 014866/0332 →