IP Library Granted Patent US 7,064,605
Granted Patent B2
US 7,064,605 · App. 10/743,221 · Granted Jun 20, 2006

Circuit and method of establishing DC bias levels in an RF power amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,064,605
App. No.
10/743,221
Granted
Jun 20, 2006
Kind
B2
Abstract

A method and apparatus is used to provide DC stabilization and noise reduction in a multistage power amplifier. The invention uses various feedback techniques to stabilize DC levels, which helps to reduce noise. The invention also uses other techniques to reduce noise, and to reduce the noise transfer function in a power amplifier.

Claims (33)

1. A method of establishing DC bias levels in an RF power amplifier having multiple power amplifier stages, comprising:

providing a first power amplifier stage having an input and an output, wherein the first power amplifier stage amplifies an input signal received by the power amplifier stage input to generate an output signal at the power amplifier stage output;

generating a feedback signal using the input signal and the output signal of a the first power amplifier stage; and using the feedback signal to control the DC bias level of a second power amplifier stage.

2. The method of claim 1 , wherein the DC bias level is generated to cause the DC levels at the input and output of the first power amplifier stage to have a predetermined relationship.

3. The method of claim 1 , wherein the DC bias level is generated to cause the DC levels at the input and output of the first power amplifier stage to be approximately equal.

4. The method of claim 1 , wherein the feedback signal is generated based on the DC level at the input and output of the first power amplifier stage.

5. The method of claim 4 , wherein the feedback signal is generated by comparing the DC levels at the input and output of the first power amplifier stage.

6. The method of claim 4 , wherein the feedback signal is used to set the DC levels at the input and output of the first power amplifier stage to approximately half of the supply voltage.

7. The method of claim 1 , wherein the RF power amplifier comprises a non-linear power amplifier.

8. The method of claim 1 , wherein the second power amplifier stage comprises a predriver circuit.

9. The method of claim 1 , wherein the second power amplifier stage is adapted to receive an RF input signal.

10. A method of establishing DC bias levels in an RF power amplifier having multiple power amplifier stages, comprising:

providing a first power amplifier stage having an input for receiving an input signal, wherein the first power amplifier stage amplifies the input signal to generate an output signal at an output of the first power amplifier stage;

sensing the DC bias level of the input signal and of the output signal of a the first power amplifier stage;

generating a feedback signal using sensed DC bias levels; and

coupling the feedback signal to a second power amplifier stage to control the DC bias level of the second power amplifier stage.

11. The method of claim 10 , wherein the DC bias level is generated to cause the DC levels at the input and output of the first power amplifier stage to have a predetermined relationship.

12. The method of claim 10 , wherein the DC bias level is generated to cause the DC levels at the input and output of the first power amplifier stage to be approximately equal.

13. The method of claim 10 , wherein the feedback signal is generated by comparing the DC levels at the input and output of the first power amplifier stage.

14. The method of claim 10 , wherein the feedback signal is used to set the DC levels at the input and output of the first power amplifier stage to approximately half of the supply voltage.

15. The method of claim 10 , wherein the RF power amplifier comprises a non-linear power amplifier.

16. The method of claim 10 , wherein the second power amplifier stage comprises a predriver circuit.

17. The method of claim 10 , wherein the second power amplifier stage is adapted to receive an RF input signal.

18. An RE power amplifier comprising:

a first power amplifier stage having an input for receiving an RF input signal, wherein the first power amplifier stage amplifier the RF input signal to generate an output signal at an output of the power amplifier stage;

a second power amplifier stage; and

an amplifier having a first input coupled to the output of the first power amplifier stage, a second input coupled to the input of the first power amplifier stage for sensing the DC bias levels at the input and output of the first power amplifier stage, and an output coupled to the second power amplifier stage to control the DC bias level of the second power amplifier stage.

19. The RF power amplifier of claim 18 , wherein the DC bias level is generated so as to cause the DC levels at the input and output of the first power amplifier stage to have a predetermined relationship.

20. The RF power amplifier of claim 18 , wherein the DC bias level is generated so as to cause the DC levels at the input and output of the first power amplifier stage to be approximately equal.

21. The RF power amplifier of claim 18 , wherein the feedback signal is generated based on the DC level at the input and output of the first power amplifier stage.

22. The RF power amplifier of claim 21 , wherein the feedback signal is generated by comparing the DC levels at the input and output of the first power amplifier stage.

23. The RF power amplifier of claim 18 , wherein the feedback signal is used to set the DC levels at the input and output of the first power amplifier stage to approximately half of the supply voltage.

24. The RF power amplifier of claim 18 , wherein the second power amplifier stage is adapted to receive an RF input signal.

Assignments (8)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2014
From: BLACK SAND TECHNOLOGIES, INC.
To: QUALCOMM INCORPORATED
Reel/Frame 034077/0072 →
RELEASE OF SECURITY INTEREST Recorded Sep 12, 2014
From: SILICON LABORATORIES INC.
To: BLACK SAND TECHNOLOGIES INC.
Reel/Frame 033729/0183 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2014
From: SILICON LABORATORIES INC.
To: BLACK SAND TECHNOLOGIES, INC.
Reel/Frame 033500/0122 →
RELEASE OF SECURITY INTEREST Recorded Jun 30, 2014
From: COMERICA BANK
To: BLACK SAND TECHNOLOGIES, INC.
Reel/Frame 033258/0225 →
MERGER Recorded Jun 27, 2014
From: WAVEFORM ACQUISITION CORPORATION
To: BLACK SAND TECHNOLOGIES, INC.
Reel/Frame 033247/0787 →
SECURITY AGREEMENT Recorded Mar 5, 2009
From: BLACK SAND TECHNOLOGIES, INC.
To: COMERICA BANK
Reel/Frame 022343/0475 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2008
From: SILICON LABORATORIES INC.
To: BLACK SAND TECHNOLOGIES, INC.
Reel/Frame 021243/0389 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2003
From: WESTWICK, ALAN L.; PAUL, SUSANNE A.
To: SILICON LABORATORIES,INC.
Reel/Frame 014843/0818 →