IP Library Granted Patent US 7,005,755
Granted Patent B2
US 7,005,755 · App. 10/745,645 · Granted Feb 28, 2006

Semiconductor device and fabrication process thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,005,755
App. No.
10/745,645
Granted
Feb 28, 2006
Kind
B2
Abstract

A semiconductor device formed on a SOI substrate includes isolation trenches formed in a first region and reaching an insulation layer buried in the SOI substrate, and alignment marks formed in a second region and consisting of grooves extending into a support substrate.

Claims (9)

1. A semiconductor device comprising:

an SOI substrate comprising a support substrate, a buried insulation layer formed on said support substrate and a semiconductor layer formed on said buried insulation layer;

a device insolation groove formed in a first region of said composite semiconductor substrate so as to expose said buried insulation layer;

a device isolation insulation film filling said device isolation groove; and

an alignment groove formed in a second region of said SOI substrate as an alignment mark so as to reach at least said support substrate.

2. A semiconductor device as claimed in claim 1 , wherein said alignment groove extends to a location lower than a surface of said support substrate.

3. A semiconductor device as claimed in claim 1 , wherein said buried insulation layer and said semiconductor layer are removed from a region in the vicinity of said alignment mark in said region, and wherein said alignment groove is formed in said support substrate.

4. A semiconductor device as claimed in claim 1 , wherein said alignment groove penetrates at least said buried insulation layer and a part of said support substrate in said second region.

5. A semiconductor device as claimed in claim 1 , wherein a said alignment groove penetrates through said semiconductor layer in said second region.

Assignments (2)
CHANGE OF NAME Recorded Aug 2, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024804/0269 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021976/0876 →