IP Library Patent Application 10750961
Patent Application
App. No. 10/750,961

System and method for self-adaptive redundancy choice logic

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
10/750,961
Abstract

A system and method for self-adaptive redundancy choice logic uses BIST data to determine if a memory is functional. If a portion of the memory is not functional, the system and method selects a redundant memory section for use. A BIST is then run a second time to confirm the functionality of the selected redundant memory section.

Claims (28)

1 . A method, comprising:

determining if a memory is functional based on memory BIST data;

selecting a redundant memory section if a portion of the memory is determined to be nonfunctional; and

determining if at least the selected redundant memory is functional according to a BIST.

2 . The method of claim 1 , further comprising storing data indicating the selected redundant memory section.

3 . The method of claim 1 , further comprising outputting a pass or fail signal based on the determining if at least the selected redundant memory is functional according to a BIST.

4 . The method of claim 1 , wherein the redundant memory section includes a column or row.

5 . The method of claim 1 , wherein the redundant memory section includes a bit.

6 . The method of claim 1 , wherein the selecting selects a redundant memory section from a redundant memory data structure.

7 . The method of claim 6 , further comprising updating the redundant memory data structure to indicate that the selected redundant memory section is no longer redundant.

8 . The method of claim 1 , wherein the method is performed during a manufacturing process.

9 . The method of claim 1 , wherein the method is performed during power up of an integrated circuit.

10 . A system, comprising:

means for determining if a memory is functional based on memory BIST data;

means for selecting a redundant memory section if a portion of the memory is determined to be nonfunctional; and

means for determining if at least the selected redundant memory is functional according to a BIST.

11 . A system, comprising:

a BIST capable of determining if a memory is functional; and

self-adaptive logic, communicatively coupled to the BIST, capable of selecting a redundant memory section if a portion of the memory is determined to be nonfunctional;

wherein the BIST is further capable of determining if at least the selected redundant memory is functional.

12 . The system of claim 11 , further comprising a register communicatively coupled to the self-adaptive logic and wherein the self-adaptive logic is further capable of storing data indicating the selected redundant memory section in the register.

13 . The system of claim 11 , further comprising a pin and wherein the self-adaptive logic if further capable of outputting a pass or fail signal based on the BIST determination of the functionality of the selected redundant memory.

14 . The system of claim 11 , wherein the redundant memory section includes a column or row.

15 . The system of claim 11 , wherein the redundant memory section includes a bit.

16 . The system of claim 11 , further comprising a redundant memory data structure listing redundant memory sections and wherein the self-adaptive logic selects a redundant memory section from the redundant memory data structure.

17 . The system of claim 11 , wherein the self-adaptive logic is further capable updating the redundant memory data structure to indicate that the selected redundant memory section is no longer redundant.

18 . The system of claim 11 , wherein the BIST and the self-adaptive logic function during a manufacturing process.

19 . The system of claim 11 , wherein the BIST and the self-adaptive logic function during power up of the system.

Assignments (4)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2004
From: LAY, JIANN-JYH (JAMES)
To: BROADCOM CORPORATION
Reel/Frame 014868/0213 →