IP Library Granted Patent US 7,005,923
Granted Patent B2
US 7,005,923 · App. 10/762,185 · Granted Feb 28, 2006

Adaptive bias circuit for a power amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,005,923
App. No.
10/762,185
Granted
Feb 28, 2006
Kind
B2
Abstract

An adaptive bias circuit is provided for an amplifier module including a RF power amplifier for amplifying an input signal to generate an output signal, wherein the bias circuit receives the input signal to adjust a driving current to control a quiescent current of the RF power amplifier. The adaptive bias circuit includes means for providing the driving current to the bias circuit and means for drawing a bypass current from the providing means to reduce the driving current in response to the input signal, wherein the quiescent current is reduced when the driving current is reduced and the bypass current increases when the input signal is reduced.

Claims (12)

1. An amplifier module comprising:

an amplifier circuit for amplifying an input signal to generate an output signal; and

an adaptive bias circuit for receiving the input signal to provide a driving current to the amplifier circuit for controlling a quiescent current of the amplifier circuit,

wherein the adaptive bias circuit includes:

a driving transistor for receiving a driving transistor input current to provide the driving current to the amplifier circuit;

a drawing transistor for drawing a bypass current from the driving transistor input current to reduce the driving current in response to the input signal; and

an adjusting transistor for receiving the input signal to adjust a control voltage in response to the input signal,

wherein the drawing transistor is connected to the base of the driving transistor, and the bypass current increases when the control voltage increases.

2. The amplifier module of claim 1 , wherein the quiescent current is reduced when the driving current is reduced and the bypass current increases when the input signal is reduced.

3. The amplifier module of claim 1 , wherein the amplifier circuit includes a first transistor and a choke inductor.

4. The amplifier module of claim 3 , wherein the first transistor is of a multi-cell structure.

5. The amplifier module of claim 3 , wherein the choke inductor is an RF choke inductor.

Assignments (2)
MERGER Recorded Oct 1, 2009
From: RESEARCH AND INDUSTRIAL COOPERATION GROUP, INFORMATION AND COMMUNICATIONS UNIVERSITY
To: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY (KAIST)
Reel/Frame 023312/0614 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2004
From: NOH, YOUN SUB; PARK, CHUL SOON
To: INFORMATION AND COMMUNICATIONS UNIVERSITY EDUCATIONAL FOUNDATION
Reel/Frame 014924/0213 →