IP Library Granted Patent US 7,698,726
Granted Patent B2
US 7,698,726 · App. 10/765,349 · Granted Apr 13, 2010

Band limited port aggregation in a digital return path CATV system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,698,726
App. No.
10/765,349
Granted
Apr 13, 2010
Kind
B2
Abstract

A method and system for multi-port aggregation in a digital return path CATV system digitizes each of a plurality of return path signals, splits each of the plurality of return path signals into a low band and an upper band ( 41 ), combines each of the plurality of low band signals to form a combined low band signal ( 43 ), downconverts each of the plurality of upper band signals from an original frequency range into a new downconverted frequency range ( 45 ) and time division multiplexes the plurality of downconverted upper band signals with the combined low band signal to form an aggregate data stream ( 46 ).

Claims (25)

1. A method for multi-port aggregation in a digital return path CATV system, the method comprising the steps of:

digitizing each of a plurality of return path signals;

splitting each of the plurality of the digitized return path signals into a respective plurality of low band signals and upper band signals;

digitally combining each of the plurality of low band signals to form a combined low band signal;

downconverting each of the plurality of upper band signals from an original frequency range into a new downconverted frequency range;

time division multiplexing the plurality of downconverted upper band signals with the combined low band signal to form an aggregate data stream.

2. The method of claim 1 , further comprising the step of serializing the aggregate data stream.

3. The method of claim 2 , further comprising the step of transmitting the serialized aggregate data stream to a receiver.

4. The method of claim 3 , further comprising the step of receiving the low band signals at a digital to analog converter and outputting a single RE return stream low band signal.

5. The method of claim 3 , further comprising the step of upconverting each of the plurality of upper band signals to the original frequency range of the upper band signals.

6. The method of claim 5 , further comprising the step of receiving each of the plurality upper band signals at a digital to analog converter and outputting an RF return stream signal for each of the plurality of signals.

7. The method of claim 6 , further comprising the step of combining the single RF return stream low band signal with each of the plurality of RF return stream signals for each of the plurality of upper band signals to form a full return band signal for each of upper band outputs.

8. The method of claim 1 , wherein parameters determining the split frequency for the low band signal and upper band signal, and an upper bound on the upper band signal, are programmable.

9. The method of claim 1 , wherein a parameter determining sample resolution of said step of downconverting each of the plurality of upper band signals from an original frequency range into a new downconverted frequency range is programmable.

10. A system for transmitting multiple return path signals using lower data rate transmitters, the system comprising:

a converter for digitizing each of the multiple of return path signals;

a processor for processing/band-splitting each of the multiple of return path signals into respective low band signals and high band signals, and digitally adding the low band signals to form an aggregate low band signal;

a multiplexer for time division multiplexing the aggregate low band signal with each high band signal to form a combined data stream;

and a transmitter for transmitting the combined data stream.

11. A system according to claim 10 , wherein said processor comprises a digital processor.

12. A system according to claim 10 , wherein said processor comprises digital and analog components.

13. A system according to claim 10 , further comprising a digital to analog converter at a receiver end to receive the low band signals and output a single RF return stream low band signal.

14. A system according to claim 10 , further comprising a digital to analog converter at a receiver end to receive each of the plurality upper band signals and output an RF return stream signal for each of the plurality of signals.

15. A system according to claim 10 , wherein said processor may be programmed to determine the split frequency for the low band signals and upper band signals, and an upper bound on the upper band signals.

16. A system according to claim 10 , wherein said processor may be programmed to determine a sample resolution to downconvert each of the plurality of upper band signals from an original frequency range into a downconverted frequency range.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 4, 2021
From: HITACHI, LTD.
To: FUJIFILM HEALTHCARE CORPORATION
Reel/Frame 058026/0559 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 26, 2014
From: MOTOROLA MOBILITY LLC
To: GOOGLE TECHNOLOGY HOLDINGS LLC
Reel/Frame 034472/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2013
From: GENERAL INSTRUMENT CORPORATION
To: GENERAL INSTRUMENT HOLDINGS, INC.
Reel/Frame 030764/0575 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2013
From: GENERAL INSTRUMENT HOLDINGS, INC.
To: MOTOROLA MOBILITY LLC
Reel/Frame 030866/0113 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 27, 2004
From: METZ, ERIK C.; HOWALD, ROBERT L.
To: GENERAL INSTRUMENT CORPORATION
Reel/Frame 014936/0855 →