IP Library Granted Patent US 6,969,870
Granted Patent B2
US 6,969,870 · App. 10/769,863 · Granted Nov 29, 2005

Semiconductor device having an amorphous silicon-germanium gate electrode

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,969,870
App. No.
10/769,863
Granted
Nov 29, 2005
Kind
B2
Abstract

A silicon germanium layer is deposited over a semiconductor substrate with a gate insulating film interposed between the substrate and the silicon germanium layer. Then, an upper silicon layer in an amorphous state is deposited on the silicon germanium layer. Thereafter, a gate electrode is formed by patterning the silicon germanium layer and the upper silicon layer.

Claims (9)

1. A semiconductor device comprising a gate electrode, the gate electrode having been formed over a semiconductor substrate with a gate insulating film interposed between the gate electrode and the semiconductor substrate,

wherein the gate electrode includes a silicon germanium layer that has been deposited in an amorphous state.

2. The device of claim 1 , wherein the gate electrode further comprises a metal layer on the silicon germanium layer, and

wherein a silicon nitride film has been formed over the gate electrode.

3. The device of claim 2 , wherein an insulating layer exists between the gate electrode and the silicon nitride film.

4. The device of claim 1 , wherein a germanium concentration in a part of the silicon germanium layer near a lower surface thereof is lower than a germanium concentration in the other part of the silicon germanium layer.

5. The device of claim 1 , wherein the silicon germanium layer contains boron or phosphorus.

6. The device of claim 1 , wherein a silicon nitride film has been formed over the gate electrode with an insulating layer interposed between the gate electrode and the silicon nitride film.

7. The device of claim 1 , wherein the gate electrode is used as a gate electrode for at least one of two MOS transistors in a dual-gate MOS device.