IP Library Granted Patent US 8,243,590
Granted Patent B2
US 8,243,590 · App. 10/779,234 · Granted Aug 14, 2012

Method and system for seamless dual switching in a port bypass controller

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,243,590
App. No.
10/779,234
Granted
Aug 14, 2012
Kind
B2
Abstract

Certain aspects of the invention for seamless port bypass controller operations for storage systems, for example, and may comprise a first port of a port bypass controller that receives an input signal and at least one of a plurality of selectors that selects at least a second port coupled in a chain to the first port. At least one of the selectors may switch at least a portion of the received input signal from the first port to at least the second port without initializing or reconfiguring the second port. A repeater may repeat at least a portion of the received input signal to the second port without initializing or reconfiguring the second port. A retimer may generate a retimed signal corresponding to at least a portion of the received input signal to the second port without initializing or reconfiguring the second port.

Claims (51)

1. A method for seamless port bypass controller operation, the method comprising:

receiving an input signal at a first port of a port bypass controller;

selecting at least a second port coupled in a chain to said first port; and

switching at least a portion of said received input signal from said first port to at least said second port, wherein said second port selects between said received input signal from said first port and a retimed signal corresponding to at least a portion of said received input signal for said second port.

2. The method according to claim 1 , comprising repeating at least a portion of said received input signals to said at least said second port.

3. The method according to claim 1 , comprising generating a retimed signal corresponding to at least a portion of said received input signal to said at least said second port.

4. The method according to claim 1 , comprising acquiring timing data from said received input signal.

5. The method according to claim 4 , comprising driving at least a transmit path of said at least said second port utilizing at least a portion of said acquired timing data from said received input signal.

6. The method according to claim 1 , comprising:

bypassing at least one port in said chain; and

switching at least a portion of said received input signal from said first port to at least a third port coupled in said chain.

7. The method according to claim 1 , comprising looping back at least a portion of said received input signal from said first port to a transmit path of said first port.

8. The method according to claim 1 , comprising simultaneously generating said retimed signal corresponding to at least a portion of said received input signal for said second port while repeating at least a portion of said received input signal to a third port coupled in said chain.

9. The method according to claim 1 , comprising bypassing all ports for a first FC-Core coupled in said chain and switching at least a portion of said received input signal to at least one ports in a second FC-Core coupled in said chain.

10. The method according to claim 1 , comprising:

detecting a rate of said received input signal; and

aligning to word boundaries in said received input signal based on said detected rate of said received input signal.

11. A non-transitory computer-readable medium encoded with a computer program having stored thereon, a computer program having at least one code section for seamless port bypass controller operation, the at least one code section executable by a machine for causing the machine to perform steps comprising:

receiving an input signal at a first port of a port bypass controller;

selecting at least a second port coupled in a chain to said first port; and

switching at least a portion of said received input signal from said first port to at least said second port, wherein said second port selects between said received input signal from said first port and a retimed signal corresponding to at least a portion of said received input signal for said second port.

12. The non-transitory computer-readable medium encoded with a computer program according to claim 11 , comprising code for repeating at least a portion of said received input signal to said at least said second port.

13. The non-transitory computer-readable medium encoded with a computer program according to claim 11 , comprising code for generating a retimed signal corresponding to at least a portion of said received input signals to said at least said second port.

14. The non-transitory computer-readable medium encoded with a computer program according to claim 11 , comprising code for acquiring timing data from said received input signal.

15. The non-transitory computer-readable medium encoded with a computer program according to claim 14 , comprising code for driving at least a transmit path of said at least said second port utilizing at least a portion of said acquired timing data from said received input signal.

16. The non-transitory computer-readable medium encoded with a computer program according to claim 11 , comprising:

code for bypassing at least one port in said chain; and

code for switching at least a portion of said received input signal from said first port to at least a third port coupled in said chain.

17. The non-transitory computer-readable medium encoded with a computer program according to claim 11 , comprising code for looping back at least a portion of said received input signal from said first port to a transmit path of said first port.

18. The non-transitory computer-readable medium encoded with a computer program according to claim 11 , comprising code for simultaneously generating said retimed signal corresponding to at least a portion of said received input signal for said second port while repeating at least a portion of said received input signal to a third port coupled in said chain.

19. The non-transitory computer-readable medium encoded with a computer program according to claim 11 , comprising code for bypassing all ports for a first FC-Core coupled in said chain and switching at least a portion of said received input signal to at least one port in a second FC-Core coupled in said chain.

20. The non-transitory computer-readable medium encoded with a computer program according to claim 11 , comprising:

code for detecting a rate of said received input signal; and

code for aligning to word boundaries in said received input signal based on said detected rate of said received input signal.

21. A system for seamless port bypass controller operation, the system comprising:

a first port of a port bypass controller that receives an input signal;

at least one selector that selects at least a second port coupled in a chain to said first port; and

said at least one selector switches at least a portion of said received input signal from said first port to at least said second port, wherein each of said second port selects between said received input signal from said first port and a retimed signal corresponding to at least a portion of said received input signal for said second port.

22. The system according to claim 21 , comprising a repeater that repeats at least a portion of said received input signals to said at least said second port.

23. The system according to claim 21 , comprising a retimer that generates a retimed signal corresponding to at least a portion of said received input signal to said at least said second port.

24. The system according to claim 21 , comprising at least one of a CDR and an interpolator that acquires timing data from said received input signal.

25. The system according to claim 24 , wherein said at least one of said CDR and said interpolator drives at least a transmit path of said at least said second port utilizing at least a portion of said acquired timing data from said received input signal.

26. The system according to claim 21 , comprising:

a bypass selector that bypasses at least one port in said chain; and

said bypass selector switches at least a portion of said received input signal from said first port to at least a third port coupled in said chain.

27. The system according to claim 21 , comprising a loopback selector that loopbacks at least a portion of said received input signal from said first port to a transmit path of said first port.

28. The system according to claim 21 , comprising a retimer that simultaneously generates a retimed signal corresponding to at least a portion of said received input signal for said second port while a repeater repeats at least a portion of said received input signals to a third port coupled in said chain.

29. The system according to claim 21 , comprising a bypass selector that bypasses all ports for a first FC-Core coupled in said chain and switches at least a portion of said received input signal to at least one port in a second FC-Core coupled in said chain.

30. The system according to claim 21 , comprising:

a speed detector that detects a rate of said received input signal; and

a word synchronizer that aligns to word boundaries in said received input signal based on said rate of said received input signal detected by said speed detector.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 3, 2004
From: CHEN, CHUNG-JUE; GHIASI, ALI; PROANO, JAY; SATAPATHY, RAJESH; THOMAS, STEVE
To: BROADCOM CORPORATION
Reel/Frame 014688/0407 →