IP Library Granted Patent US 6,972,434
Granted Patent B2
US 6,972,434 · App. 10/785,652 · Granted Dec 6, 2005

Substrate for display, method of manufacturing the same and display having the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,972,434
App. No.
10/785,652
Granted
Dec 6, 2005
Kind
B2
Abstract

The invention relates to a substrate for a display, a method of manufacturing the same, and a display having the same and provides a substrate for a display which can be manufactured through simple steps with high reliability, a method of manufacturing the same, and a display having the same. The substrate is configured to have a gate bus line, an OC layer formed on the gate bus line, a pixel electrode formed on the OC layer at each pixel region, and a gate terminal for electrically connecting an external circuit and the gate bus line. The gate terminal includes a gate terminal bottom electrode which has an Al type metal layer having a first end face and a high melting point metal layer formed on the Al type metal layer and having a second end face located outwardly from the first end face and which is electrically connected to the gate bus line and a gate terminal top electrode which is formed of the same material as that of the pixel electrode on the gate terminal bottom electrode and which is electrically connected to the gate terminal bottom electrode without contacting the first end face.

Claims (11)

1. A substrate for a display, comprising:

a plurality of bus lines formed on a base substrate such that they intersect with each other with an insulation film interposed therebetween;

an insulation resin layer formed on the bus lines;

a pixel electrode formed on the insulation resin layer in each of pixel regions arranged on the base substrate; and

an external connection terminal for electrically connecting an external circuit and the bus lines, the external connection terminal including:

a first terminal electrode which has a first layer formed of Al or Al alloy and having a first end face and a second layer formed of a high melting point metal on the first layer and having a second end face located outside the first end face, the first terminal electrode being electrically connected to the bus lines; and

a second terminal electrode which is formed of the same material as that of the pixel electrode on the first terminal electrode and which is electrically connected to the first terminal electrode without contacting the first end face.

2. A substrate for a display according to claim 1 , wherein the first terminal electrode further has a third layer formed of a high melting point metal under the first layer.

3. A substrate for a display according to claim 2 , wherein the third layer has a third end face located outside the first end face and wherein the second terminal electrode is in contact with at least the third end face.

4. A substrate for a display according to claim 1 , wherein the first terminal electrode is formed of the same material of which any of the plurality of bus lines is formed.

5. A display comprising a substrate having a plurality of bus lines, wherein a substrate for a display according to claim 1 is used as the substrate.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2005
From: FUJITSU LIMITED
To: SHARP KABUSHIKI KAISHA
Reel/Frame 016345/0210 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2005
From: FUJITSU DISPLAY TECHNOLOGIES CORPORATION
To: FUJITSU LIMITED
Reel/Frame 016345/0310 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2004
From: MISAKI, KATSUNORI; HIROTA, SHIRO
To: FUJITSU DISPLAY TECHNOLOGIES CORPORATION
Reel/Frame 015030/0426 →