IP Library Granted Patent US 7,463,742
Granted Patent B2
US 7,463,742 · App. 10/786,816 · Granted Dec 9, 2008

Signal output circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,463,742
App. No.
10/786,816
Granted
Dec 9, 2008
Kind
B2
Abstract

A signal output circuit for controlling output of an input signal is disclosed. The signal output circuit includes an internal circuit, a digital delay circuit delaying by digital processing a control signal for controlling the operation of the internal circuit, and a switch muting the input signal in accordance with the output of the digital delay circuit.

Claims (10)

1. A signal output circuit for controlling output of an input signal, comprising:

an internal circuit;

a digital delay circuit configured to delay, by digital processing, a control signal for controlling an operation of the internal circuit;

a switch configured to mute the input signal in accordance with an output of the digital delay circuit,

wherein the control signal is a shutdown signal shutting down the internal circuit;

an amplifier circuit configured to amplify the input signal by comparing the input signal with a reference voltage;

a reference voltage generator circuit configured to generate the reference voltage, the reference voltage gradually increasing in response to cancellation of the shutting down of the internal circuit; and

a circuit configured to bypass a resistor of the reference voltage generator circuit in response to the cancellation of the shutting down of the internal circuit until the output of the digital delay circuit cancels the muting of the input signal, so as to accelerate the gradual increase of the reference voltage.

2. The signal output circuit as claimed in claim 1 , wherein a period of time for which the control signal is delayed by the digital delay circuit is set so that the muting of the input signal is canceled after the internal circuit is activated based on the control signal.

3. The signal output circuit as claimed in claim 1 , wherein the digital delay circuit comprises a logic timer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 21, 2005
From: INAGAKI, YASUHIKO
To: MITSUMI ELECTRIC CO., LTD.
Reel/Frame 016129/0029 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2004
From: INAGAKI, YASUHIKO
To: MITSUMI ELECTRIC CO., LTD.
Reel/Frame 015086/0295 →