IP Library Granted Patent US 7,528,075
Granted Patent B2
US 7,528,075 · App. 10/787,276 · Granted May 5, 2009

Self-masking defect removing method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,528,075
App. No.
10/787,276
Granted
May 5, 2009
Kind
B2
Abstract

A method for removing defects from a semiconductor surface is disclosed. The surface of the semiconductor is first coated with a protective layer, which is later thinned to selectively reveal portions of the protruding defects. The defects are then removed by etching. Finally, also the protective layer is removed. According to the method, inadvertent thinning of the surface is prevented and removal of the defects is obtained.

Claims (20)

1. A method for removing defects from a semiconductor surface, comprising:

coating the semiconductor surface and the defects with a protective layer, wherein the protective layer has a completely planar top surface covering top portions of the defects, and wherein the semiconductor surface and the defects are composed of the same material;

thinning the protective layer to selectively remove a portion of the protective layer wherein remaining portions of the protective layer partially reveal top portions of the defects;

removing the defects; and

after removing the defects, removing the remaining portions of the protective layer.

2. The method of claim 1 wherein the protective layer uniformly covers the defects prior to the step of thinning.

3. The method of claim 1 wherein the protective layer is a photoresist layer.

4. The method of claim 3 wherein the photoresist layer has a thickness from about 5 to about 10 microns.

5. The method of claim 4 wherein the photoresist layer has a thickness of about 8 microns.

6. The method of claim 3 , wherein said thinning is performed using an inductively coupled plasma (ICP) oxygen process.

7. The method of claim 6 , wherein the process has an etch rate of about 3000 Angstrom/minute.

8. The method of claim 3 , wherein thinning is performed by reactive ion etching (RIE).

9. The method of claim 3 , wherein thinning is performed by electron cyclotron resonance (ECR).

10. The method of claim 1 , wherein removing of the defects is performed by etching.

11. The method of claim 1 , wherein thinning the protective layer is performed by a process which is identical to a process for removing the protective layer.

12. The method of claim 1 , wherein the semiconductor surface comprises a semiconductor selected from a group consisting of GaSb, InAs, Si, InP, GaAs, InAs, and AlSb.

13. The method of claim 1 , wherein the defects are removed using a wet chemical etchant.

14. The method of claim 13 , wherein the defects are removed using a chemical etchant selected from the group consisting of citric acid, HCl, and acetic acid.

15. The method of claim 13 , wherein the defects are removed using a chemical etchant selected from the group consisting of: i) a KOH (potassium hydroxide), water, isopropyl alcohol additive solution; ii) an ethylene diamine pyrocathecol, water, pyrazine additive solution; iii) a TMAH (tetramethyl ammonium hydroxide), water solution; and iv) a hydrazine (N 2 H 4 ), water, isopropyl alcohol solution.

16. The method of claim 1 , wherein the defects are growth defects.

Assignments (2)
CONFIRMATORY LICENSE Recorded Oct 16, 2008
From: HRL LABORATORIES, LLC
To: NAVY, UNITED STATES OF AMERICA, THE, AS REPRESENTED BY THE SECRETARY
Reel/Frame 021697/0334 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2004
From: BREWER, PETER D.
To: HRL LABORATORIES, LLC
Reel/Frame 015032/0536 →