IP Library Granted Patent US 7,154,424
Granted Patent B2
US 7,154,424 · App. 10/787,596 · Granted Dec 26, 2006

Digital equalization apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,154,424
App. No.
10/787,596
Granted
Dec 26, 2006
Kind
B2
Abstract

A digital equalization apparatus is provided with an analog low pass filter for removing a high-frequency component from an input analog signal, a non-linear analog to digital (A/D) converter for non-linearly sampling the analog signal to output a digital signal, and an equalizer 2 for waveform-equalizing the digital signal outputted from the non-linear A/D converter. The non-linear A/D converter non-linearly A/D converts the analog signal so that, with a center value of amplitude of the analog signal being a reference, resolution per least significant bit (LSB) becomes higher as an input center of the non-linear A/D converter is closer to the center value while the resolution per LSB becomes lower as the input center of the non-linear A/D converter is farther from the center value.

Claims (27)

1. A digital equalization apparatus for an information storage device, the digital equalization apparatus comprising:

a non-linear A/D converter for non-linearly sampling an analog signal to convert the analog signal into a digital signal; and

a digital filter for waveform-filtering the digital signal outputted from said non-linear A/D converter.

2. A digital equalization apparatus as defined in claim 1 , wherein said non-linear A/D converter has a non-linear characteristic realized by an arbitrary function.

3. A digital equalization apparatus as defined in claim 1 , wherein said non-linear A/D converter changes a weight of resolution per LSB (Least Significant Bit) in A/D conversion such that, with a center value of amplitude of the analog signal being a reference value, the resolution per LSB becomes higher as an input center of said non-linear A/D converter is closer to the center value and the resolution per LSB becomes lower as the input center of said non-linear A/D converter is farther from the center value.

4. A digital equalization apparatus as defined in claim 1 , wherein said non-linear A/D converter changes a weight of resolution per LSB in A/D conversion such that, with a point at a predetermined distance from a center value of the analog signal being a reference value, the resolution per LSB becomes higher as an input center of said non-linear A/D converter is closer to the reference value and the resolution per LSB becomes lower as the input center of said non-linear A/D converter is farther from the reference value.

5. A digital equalization apparatus as defined in claim 1 , wherein said non-linear A/D converter changes a weight of resolution per LSB in A/D conversion such that, with a center value of the analog signal being a reference value, the resolution per LSB becomes relatively high within a range until a predetermined distance from the center value and the resolution per LSB becomes relatively low within a range that is more than the predetermined distance apart from the center value.

6. A digital equalization apparatus for an information storage device, the digital equalization apparatus comprising:

a function generator for providing a non-linear characteristic shown by an arbitrary function to an analog signal;

an A/D converter for converting the analog signal outputted from said function generator into a digital signal; and

a digital equalizer for waveform-equalizing the digital signal outputted from said A/D converter.

7. A digital equalization apparatus as defined in claim 1 , wherein

said digital filter is a low-pass filter for waveform-equalizing the digital signal outputted from said non-linear A/D converter, and

said low-pass filter removes a harmonic distortion component of the digital signal generated by said non-linear A/D converter.

8. A digital equalization apparatus as defined in claim 1 , wherein

said digital filter is an adaptive filter for comparing a signal level of the digital signal outputted from said non-linear A/D converter with a desired signal level, and feeding a difference between the signal level and the desired signal level back to an equalization characteristic, thereby adaptively waveform-equalizing the digital signal all the time.

9. A digital equalization apparatus as defined in claim 1 , further comprising:

an offset detector for detecting a deviation of the analog signal inputted to said non-linear A/D converter from a reference voltage, from the digital signal outputted from said non-linear A/D converter; and

an offset controller for providing an offset to the analog signal on the basis of an output of said offset detector.

10. A digital equalization apparatus as defined in claim 9 , further comprising:

an asymmetry detector for detecting asymmetry of the analog signal inputted to said non-linear A/D converter, from the digital signal outputted by said non-linear A/D converter, wherein

said offset controller provides the offset to the analog signal, and changes a level of the reference voltage of the analog signal according to the asymmetry, on the basis of the output of said offset detector and an output of said asymmetry detector.

11. A digital equalization apparatus for an information storage device, the digital equalization apparatus comprising:

an A/D converter for converting an analog signal into a digital signal;

a digital equalizer for waveform-equalizing the digital signal outputted from said A/D converter; and

a controller for receiving the digital signal outputted from said A/D converter, and controlling a higher-potential-side reference voltage and a lower-potential-side reference voltage of said A/D converter, according to a signal level of the analog signal inputted to said A/D converter.

12. A digital equalization apparatus as defined in claim 11 , wherein said controller detects offsets as deviations of the analog signal inputted to said A/D converter from the higher-potential side and lower potential side reference voltages, and asymmetry of the analog signal, from the digital signal outputted from said A/D converter, and demodulates the higher-potential-side reference voltage and the lower-potential-side reference voltage of said A/D converter, thereby removing the offsets.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2014
From: PANASONIC CORPORATION
To: COLLABO INNOVATIONS, INC.
Reel/Frame 033021/0806 →
LIEN Recorded Jan 13, 2014
From: COLLABO INNOVATIONS, INC.
To: PANASONIC CORPORATION
Reel/Frame 031997/0445 →
CHANGE OF NAME Recorded Jan 8, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 031947/0358 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 4, 2004
From: TAKAHASHI, TOSHIHIKO
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 015426/0363 →