IP Library Granted Patent US 7,018,219
Granted Patent B2
US 7,018,219 · App. 10/787,647 · Granted Mar 28, 2006

Interconnect structure and method for connecting buried signal lines to electrical devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,018,219
App. No.
10/787,647
Granted
Mar 28, 2006
Kind
B2
Abstract

An electrical component, such as a trace, signal line, or contact pad connected to the trace or signal line, is covered by one or more layers. The electrical component is connected directly to an electrical device by forming an opening through the one or more layers. The opening exposes a portion of the electrical component. A connector, such as a solder ball, a pin contact, or a wire bond, is then attached to the exposed portion of the electrical component. The connector connects directly to another electrical device to create an electrical connection between the electrical component and the electrical device. The electrical device may be configured, for example, as a second signal line or contact pad in another stripline circuit, a microstrip circuit, an integrated circuit, or an electrical component.

Claims (32)

1. An interconnect for connecting an electrical component covered by two or more layers in a first stripline circuit to an electrical device, wherein the two or more layers comprise a dielectric layer covered by a ground layer, the interconnect comprising:

an opening through the two or more layers to expose a portion of the electrical component; and

a connector in direct contact with the electrical device and extending into the opening to contact the electrical component to form an electrical connection between the electrical component and the electrical device, wherein the connector comprises one of a solder ball, a solder ball in a ball grid array, a wire bond, and a surface mounting.

2. The interconnect of claim 1 , wherein the electrical component comprises one of a signal line and a contact pad connected to a signal line.

3. The interconnect of claim 1 , wherein the electrical device comprises one of a second stripline circuit, a microstrip circuit, an integrated circuit, and an electrical component.

4. An interconnect, comprising;

a contact pad connected to a signal line in a first stripline circuit, wherein the contact pad and the signal line are covered by two or more layers comprising a dielectric layer covered by a ground layer;

an opening through the two or more layers to expose a portion of the contact pad; and

a connector in direct contact with a second electrical device and extending into the opening to contact the contact pad to form an electrical connection between the contact pad and the second electrical device, wherein the connector comprises one of a solder ball, a solder ball in a ball grid array, a wire bond, a flip-chip bump, and a surface mounting.

5. The interconnect of claim 4 , wherein the second electrical device comprises one of a second stripline circuit, a microstrip circuit, an integrated circuit, and an electrical component.

6. A stripline circuit, comprising:

a signal layer including a signal line;

a dielectric layer covering the signal layer;

a ground layer covering the dielectric layer;

an opening through the ground and dielectric layers to expose a portion of the signal line; and

a connector in direct contact wit an electrical device and extending into the opening to contact the exposed portion of the signal line to form an electrical connection between the signal line and the electrical device, wherein the connector comprises one of a solder ball, a solder ball in a ball grid array, a wire bond, and a surface mounting.

7. The stripline circuit of claim 6 , wherein the electrical device comprises one of a second stripline circuit, a microstrip circuit, an integrated circuit, and an electrical component.

8. A method for fabricating an interconnect between an electrical component in a first stripline circuit and an electrical device, wherein the electrical component is covered by two or more layers comprising a dielectric layer covered by a ground layer, the method comprising:

forming an opening in the two or more layers to expose a portion of the electrical component; and

introducing a connector into the opening such that the connector makes direct contact with the electrical device and with the electrical component thereby forming an electrical connection between the electrical component and the electrical device, wherein the connector comprises one of a solder ball, a solder ball in a ball grid array, a wire bond, and a surface mounting.

9. The method of claim 8 , wherein the electrical component comprises one of a signal line and a contact pad connected to a signal line.

10. The method of claim 8 , wherein the electrical device comprises one of a second stripline circuit, a microstrip circuit, an integrated circuit, and an electrical component.

11. A method for fabricating an interconnect in a stripline circuit, comprising:

forming a first dielectric layer, wherein the first dielectric layer is prefabricated with an opening;

forming a second dielectric layer;

attaching the first dielectric layer to the second dielectric layer such that the opening exposes a portion of an electrical component located between the first and second dielectric layers; and

introducing a connector into the opening such that the connector makes direct contact with an electrical device and with the electrical component, thereby forming an electrical connection between the electrical component and the electrical device.

12. The method of claim 11 , wherein the electrical component comprises one of a signal line and a contact pad connected to a signal line.

13. The method of claim 11 , wherein attaching the first dielectric layer to the second dielectric layer comprises fusing the first and second dielectric layers together.

14. The method of claim 11 , wherein attaching the first dielectric layer to the second dielectric layer comprises attaching the first and second dielectric layers together with one of an epoxy, a laminate, and a glue.

15. The method of claim 11 , wherein the connector comprises one of a solder ball, a pin, a pin in a pin grid array, a solder ball in a ball grid array, a wire bond, and a surface mounting.

16. The method of claim 11 , wherein the electrical device comprises one of a second stripline circuit, a microstrip circuit, an integrated circuit, and an electrical component.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038632/0662 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 037689/0001 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032851/0001 →
MERGER Recorded May 7, 2013
From: AVAGO TECHNOLOGIES FIBER IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 030369/0672 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES FIBER IP (SINGAPORE) PTE. LTD.
Reel/Frame 017675/0199 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2006
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.
Reel/Frame 017206/0666 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2004
From: ROSENAU, STEVEN A.
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 014865/0784 →