IP Library Granted Patent US 7,158,429
Granted Patent B1
US 7,158,429 · App. 10/801,432 · Granted Jan 2, 2007

System for read path acceleration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,158,429
App. No.
10/801,432
Granted
Jan 2, 2007
Kind
B1
Abstract

A system for read path acceleration has a first strobe reset circuit coupled to a first local amplifier. A second strobe reset circuit is coupled to a second local amplifier. A main amplifier is coupled to an output of the first local amplifier and an output of the second local amplifier.

Claims (26)

1. A system for read path acceleration, comprising:

a memory core divided into a plurality of segments each segment having a plurality of local amplifiers each coupled to a pair of global read data lines;

a main amplifier having an input coupled to the pair of global read data lines and having an output coupled to an output register; and

a main amplifier strobe coupled to each of the plurality of local amplifiers.

2. The system of claim 1 , further including a second main amplifier strobe coupled to the main amplifier.

3. The system of claim 2 , wherein the second main amplifier strobe is coupled to an equalization circuit.

4. The system of claim 1 , further including a local strobe reset circuit coupled to a local amplifier of the plurality of local amplifiers.

5. The system of claim 4 , wherein the local strobe reset circuit has an input coupled to the main amplifier strobe.

6. The system of claim 5 , wherein the local strobe reset circuit has an input coupled to a local amplifier strobe.

7. A system for read path acceleration, comprising:

a plurality of strobe reset circuits; and

a plurality of local amplifier strobe circuits each having an input coupled to an output of one of the plurality of strobe reset circuits, wherein each of the plurality of strobe reset circuits has an input coupled to a strobe off signal from each of the plurality of local amplifier strobe circuits.

8. The system of claim 7 , further including a main amplifier strobe circuit coupled to an input of each of the plurality of strobe reset circuits.

9. The system of claim 8 , wherein each of the plurality of strobe reset circuits delays a rising edge of a global strobe end signal from the main amplifier strobe circuit.

10. The system of claim 8 , wherein the main amplifier strobe delays a rising edge of a global word strobe signal.

11. The system of claim 10 , wherein the main amplifier strobe does not delay a falling edge of the global word strobe signal.

12. The system of claim 7 , further including a main amplifier coupled to a pair of global read data lines, the pair of global read data lines coupled to a local amplifier coupled to one of the plurality of local amplifier strobe circuits.

13. The system of claim 12 , further including a second main amplifier strobe circuit coupled to the main amplifier.

14. A system for read path acceleration, comprising:

a first strobe reset circuit coupled to a first local amplifier;

a second strobe reset circuit coupled to a second local amplifier; and

a main amplifier couple to an output of the first local amplifier, an output of the second local amplifier and a pair of global read data lines.

15. The system of claim 14 , wherein a first delay between the main amplifier and the first local amplifier is different from a second delay between the main amplifier and the second local amplifier.

16. The system of claim 14 , further including a main amplifier strobe circuit coupled to the first strobe reset circuit and the second strobe reset circuit.

17. The system of claim 16 , further including a second main amplifier strobe circuit coupled to the main amplifier.

18. The system of claim 17 , further including an equalization circuit coupled to the main amplifier strobe circuit.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2025
From: MONTEREY RESEARCH LLC
To: POWERWATCH SYSTEMS LLC
Reel/Frame 072731/0086 →
CORRECTIVE ASSIGNMENT TO CORRECT THE AND RE-RECORD ASSIGNMENT PREVIOUSLY RECORDED UNDER REEL AND FRAME 72706/0355 TO CORRECT THE ASSIGNEE ADDRESS FROM 3107 BOARDWALK, ATLANTIC CITY, NEW JERSEY, 08401 TO 1909 W LOOP 281, STE. 100, LONGVIEW, TEXAS 75604. PREVIOUSLY RECORDED ON REEL 72706 FRAME 499. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 30, 2025
From: MONTEREY RESEARCH LLC
To: POWERWATCH SYSTEMS LLC
Reel/Frame 073401/0048 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2025
From: MONTEREY RESEARCH LLC
To: POWERWATCH SYSTEMS LLC
Reel/Frame 072706/0499 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →