IP Library Granted Patent US 7,577,205
Granted Patent B1
US 7,577,205 · App. 10/804,704 · Granted Aug 18, 2009

Return-loss compliant DSL modem line interface unit with complex termination

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,577,205
App. No.
10/804,704
Granted
Aug 18, 2009
Kind
B1
Abstract

A DSL line interface includes an impedance synthesizer that provides negative feedback to the differential amplifier in the DSL line interface so that the return loss standards for the return signal are met. The DSL line interface unit comprises a differential line driver including a first amplifier and a second amplifier for amplifying the DSL transmit signal, first and second complex termination modules coupled to the outputs of the first and second amplifiers, a transformer including a primary winding coupled to the transmission line and a secondary winding coupled to the first and second complex termination modules, and an impedance synthesizer module coupled between the secondary winding of the transformer and the first and second amplifiers to provide negative feedback to the first and second amplifiers.

Claims (12)

1. A DSL line interface unit for transmitting a DSL transmit signal to a transmission line and for receiving a DSL receive signal from the transmission line, the DSL line interface unit comprising:

a differential line driver including a first amplifier, a second amplifier, a first resistor and a second resistor, the first amplifier including a first positive input terminal and a first negative input terminal and the second amplifier including a second positive input terminal and a second negative input terminal, the first resistor coupled between an output of the first amplifier and the first negative input terminal and the second resistor coupled between an output of the second amplifier and the second negative input terminal;

a first complex termination module including a third resistor and a first capacitor coupled to the third resistor in parallel, the third resistor and the first capacitor being coupled to the output of the first amplifier,

a second complex termination module including a fourth resistor and a second capacitor coupled to the fourth resistor in parallel, the fourth resistor and the second capacitor coupled to the output of the second amplifier;

a transformer including a primary winding coupled to the transmission line and a secondary winding having a first winding end coupled to the third resistor and the first capacitor and a second winding end coupled to the fourth resistor and the second capacitor; and

an impedance synthesizer module including a fifth resistor, a sixth resistor, a seventh resistor, a fifth resistor being coupled between center taps of the secondary winding of the transformer and having a first end and a second end, the sixth resistor coupled between the first end of the fifth resistor and the first negative input terminal of the first amplifier, and the seventh resistor coupled between the second end of the fifth resistor and the second negative input terminal of the second amplifier, the fifth resistor detecting a voltage between the center taps of the secondary winding of the transformer and providing negative feedback to the first amplifier and the second amplifier via the sixth resistor and the seventh resistor, respectively.

2. A DSL line interface unit for transmitting a DSL transmit signal to a transmission line and for receiving a DSL receive signal from the transmission line, the DSL line interface unit comprising:

a differential line driver including a first amplifier, a second amplifier, a first resistor and a second resistor, the first amplifier including a first positive input terminal and a first negative input terminal and the second amplifier including a second positive input terminal and a second negative input terminal, the first resistor coupled between an output of the first amplifier and the first negative input terminal and the second resistor coupled between an output of the second amplifier and the second negative input terminal;

a first complex termination module including a first inductor and a first capacitor coupled in parallel to one another at the output of the first amplifier;

a second complex termination module including a second inductor and a second capacitor coupled in parallel to one another at the output of the second amplifier;

a transformer including a primary winding coupled to the transmission line and a secondary winding having a first winding end coupled to the first inductor and the first capacitor and a second winding end coupled to the second inductor and the second capacitor; and

an impedance synthesizer module including a fifth resistor, a sixth resistor, a seventh resistor, a fifth resistor being coupled between center taps of the secondary winding of the transformer and having a first end and a second end, the sixth resistor coupled between the first end of the fifth resistor and the first negative input terminal of the first amplifier, and the seventh resistor coupled between the second end of the fifth resistor and the second negative input terminal of the second amplifier, the fifth resistor detecting a voltage between the center taps of the secondary winding of the transformer and providing negative feedback to the first amplifier and the second amplifier via the sixth resistor and the seventh resistor, respectively.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Sep 30, 2015
From: ALCATEL-LUCENT USA, INC.
To: IKANOS COMMUNICATIONS, INC.
Reel/Frame 036732/0876 →
RELEASE OF SECURITY INTEREST Recorded Sep 30, 2015
From: SILICON VALLEY BANK
To: IKANOS COMMUNICATIONS, INC.
Reel/Frame 036733/0031 →
SECURITY INTEREST Recorded Jun 10, 2015
From: IKANOS COMMUNICATIONS, INC.
To: SILICON VALLEY BANK
Reel/Frame 035874/0351 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded May 5, 2015
From: IKANOS COMMUNICATIONS, INC.
To: ALCATEL-LUCENT USA, INC.
Reel/Frame 035581/0710 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2008
From: CENTILLIUM COMMUNICATIONS, INC.
To: IKANOS COMMUNICATIONS, INC
Reel/Frame 020917/0844 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2004
From: LIU, DONGTAI
To: CENTILLIUM COMMUNICATIONS, INC.
Reel/Frame 015120/0520 →