IP Library Granted Patent US 7,295,617
Granted Patent B2
US 7,295,617 · App. 10/807,352 · Granted Nov 13, 2007

ADPCM decoder

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,295,617
App. No.
10/807,352
Granted
Nov 13, 2007
Kind
B2
Abstract

A shift register receives a quantization difference signal separated into a mantissa part and an exponent part and bit-develops the mantissa part. A shift arithmetic operation control circuit bit-shifts the bit-developed mantissa part in accordance with a value of the exponent part. An overflow detection bit is added to the MSB of the shift register and detects the overflow of the bit-shifted mantissa part. When the overflow of the mantissa part is detected, a selector replaces the bit-developed mantissa part with a predetermined upper limit value and outputs it as a prediction signal. When the overflow is not detected, the selector outputs the bit-developed mantissa part as a prediction signal. An ADPCM decoder having high audio quality is provided by simple processes and construction.

Claims (20)

1. An ADPCM decoder, comprising:

an adaptive predictor which calculates a prediction signal from a quantization difference signal, the quantization difference signal including a mantissa part and an exponent part, the adaptive predictor including

bit developing means which receives said mantissa part, and which bit-develops said mantissa part,

bit shifting means which bit-shifts said bit-developed mantissa part in accordance with a value of said exponent part,

overflow detecting means which is disposed as a most significant bit of said bit developing means and detects an overflow of said bit-shifted mantissa part, and

prediction signal output means which, when said overflow detecting means detects the overflow of said bit-shifted mantissa part, replaces said bit-shifted mantissa part with a predetermined upper limit value and outputs said predetermined upper limit value as said prediction signal, and when the overflow of said bit-shifted mantissa part is not detected, outputs said bit-shifted mantissa part as said prediction signal; and

an adder which adds said prediction signal and said quantization difference signal to provide a reproduction signal that corresponds to a decoded signal.

2. The decoder according to claim 1 , wherein said prediction signal output means is a selector which receives said predetermined upper limit value at one input terminal and said bit-shifted mantissa part at another input terminal, selects said predetermined upper limit value when said overflow detecting means detects the overflow, selects said bit-shifted mantissa part when said overflow detecting means does not detect the overflow, and outputs the selected predetermined upper limit value or the selected bit-shifted mantissa part from an output terminal.

3. An ADPCM decoder, comprising:

an adaptive predictor which calculates a prediction signal from a quantization difference signal, the quantization difference signal including a mantissa part and an exponent part, the adaptive predictor including

bit developing means which receives said mantissa part, and which bit-develops said mantissa part,

bit shifting means which bit-shifts said bit-developed mantissa part in accordance with a value of said exponent part, and

overflow detecting means which is disposed as a most significant bit of said bit developing means and detects an overflow of said bit-shifted mantissa part; and

muting processing means which, when the overflow of said bit-shifted mantissa part is detected, stops an output of decoding data of said ADPCM decoder.

4. An ADPCM decoder, comprising:

an adaptive predictor which calculates a prediction signal from a quantization difference signal, the quantization difference signal including a mantissa part and an exponent part, the adaptive predictor including

bit developing means which receives said mantissa part, and which bit-develops said mantissa part,

bit shifting means which bit-shifts said bit-developed mantissa part in accordance with a value of said exponent part, and

overflow detecting means which is disposed as a most significant bit of said bit developing means and detects an overflow of said bit-shifted mantissa part; and

a low pass filter outputting decoding data of said ADPCM decoder when the overflow of said bit-shifted mantissa part is detected.

Assignments (2)
CHANGE OF NAME Recorded Mar 21, 2014
From: OKI SEMICONDUCTOR CO., LTD
To: LAPIS SEMICONDUCTOR CO., LTD.
Reel/Frame 032495/0483 →
CHANGE OF NAME Recorded Dec 24, 2008
From: OKI ELECTRIC INDUSTRY CO., LTD.
To: OKI SEMICONDUCTOR CO., LTD.
Reel/Frame 022052/0797 →