IP Library Granted Patent US 7,110,056
Granted Patent B2
US 7,110,056 · App. 10/811,769 · Granted Sep 19, 2006

Thin film transistor array substrate and method for repairing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,110,056
App. No.
10/811,769
Granted
Sep 19, 2006
Kind
B2
Abstract

A thin film transistor array substrate includes an insulating substrate; a thin film transistor arranged in a part of a pixel area on the insulating substrate; an auxiliary capacitor having an auxiliary capacitor electrode arranged in the pixel area and an opposite electrode facing the auxiliary capacitor electrode via an insulating layer, the opposite electrode being located in the same layer as source and drain electrodes of the thin film transistor; and a pixel electrode formed in the pixel area. The opposite electrode is divided into two or more sections, and each of the sections is electrically connected to the pixel electrode via a contact hole.

Claims (15)

1. A thin film transistor array substrate defined by a plurality of pixel areas, comprising:

an insulating substrate;

a thin film transistor arranged in each of the pixel areas on the insulating substrate;

an auxiliary capacitor having an auxiliary capacitor electrode arranged in the pixel area and an opposite electrode facing the auxiliary capacitor electrode via an insulating layer, the opposite electrode being located in the same layer as a source electrode and a drain electrode of the thin film transistor; and

a pixel electrode formed in the pixel area, wherein the opposite electrode is divided into two or more sections in each of the pixel areas, and each of the sections is electrically connected to the pixel electrode via a contact hole.

2. The thin film transistor array substrate according to claim 1 , wherein one of the divided sections of the opposite electrode is connected to the source electrode of the thin film transistor via a connection located in the same layer as the opposite electrode and the source electrode.

3. The thin film transistor array substrate according to claim 1 , wherein the pixel electrode has a shape defining orientation of liquid crystal, and the electrical connection extends along a boundary between domains with different orientations of the liquid crystal.

4. The thin film transistor array substrate according to claim 2 , wherein the source electrode, the connection, and said one of the divided sections of the opposite electrode are integrally formed of the same material.

5. The thin film transistor array substrate according to claim 3 , wherein the pixel electrode has a shape with branches extending to the left and right, and the electrical connection extends along a center line of the pixel electrode.

6. A thin film transistor array substrate comprising:

an insulating substrate;

a thin film transistor arranged in a part of a pixel area on the insulating substrate;

an auxiliary capacitor having an auxiliary capacitor electrode arranged in the pixel area and an opposite electrode facing the auxiliary capacitor electrode via an insulating layer, the opposite electrode being located in the same layer as source and drain electrodes of the thin film transistor;

a connection located in the same layer as the source electrode and the opposite electrode and extending between the source electrode and the opposite electrode; and

a pixel electrode formed in the pixel area, wherein the opposite electrode is electrically connected to the pixel electrode via a contact hole.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2005
From: FUJITSU LIMITED
To: SHARP KABUSHIKI KAISHA
Reel/Frame 016345/0210 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2005
From: FUJITSU DISPLAY TECHNOLOGIES CORPORATION
To: FUJITSU LIMITED
Reel/Frame 016345/0310 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2004
From: MATSUI, AKIHIRO; FUJIKAWA, TETSUYA
To: FUJITSU DISPLAY TECHNOLOGIES CORPORATION
Reel/Frame 015565/0569 →