IP Library › Granted Patent US 7,111,150
Granted Patent B2
US 7,111,150 · App. 10/824,260 · Granted Sep 19, 2006

Data processor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,111,150
App. No.
10/824,260
Granted
Sep 19, 2006
Kind
B2
Abstract

To obtain a correct vector address even if an interrupt occurs during erasing or programming of the data in a built-in ROM 18 by moving a part of a built-in RAM 13 to a vector address area by a bus controller 27 . Thereby, a microcomputer is prevented from running away and the safety of a system is improved at the time of on-board programming of the built-in ROM 18.

Claims (14)

1. A data processor on a semiconductor substrate, comprising:

an electrically erasable or programmable non-volatile program memory;

a central processing unit capable of accessing the non-volatile program memory; and

a control circuit;

wherein the data processor operates in a boot mode;

wherein the control circuit terminates a process for erasing or programming of data in the program memory in response to an interrupt request or an exception processing request to the central processing unit during erasing or programming of the data in the program memory in the boot mode; and

wherein in the boot mode the data processor operates in part to input data from outside the semiconductor substrate for programming in the program memory.

2. A data processor formed on a semiconductor substrate, comprising:

an electrically erasable or programmable non-volatile program memory;

a central processing unit capable of accessing the non-volatile program memory; and

a control circuit excluding an interrupt request or an exception processing request to the central processing unit during erasing or programming of data in the non-volatile program memory in accordance with a request for erasing or programming the data in the non-volatile program memory in a boot made;

wherein in the boot mode the data processor operates in part to input data for programming into the non-volatile program memory.

3. A data processor according to claim 1 , wherein an interface circuit of the data processor inputs data for programming in the program memory in the boot mode.

4. A data processor according to claim 2 , wherein an interface circuit of the data processor inputs data for programming in the non-volatile program memory in the boot mode.

Assignments (1)
MERGER AND CHANGE OF NAME Recorded Jan 10, 2011
From: RENESAS TECHNOLOGY CORP
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025632/0175 →