IP Library Granted Patent US 7,236,648
Granted Patent B2
US 7,236,648 · App. 10/828,829 · Granted Jun 26, 2007

Scaling images for display

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,236,648
App. No.
10/828,829
Granted
Jun 26, 2007
Kind
B2
Abstract

A graphic image that has pixels arranged in rows and columns is scaled by processing a succession of segments. Each segment comprises contiguous pixels. The row and column dimensions of each segment do not correspond to an intended degree of scaling in both dimensions. The processing of each segment produces an intermediate pixel. The intermediate pixels form a stream. The intermediate stream of pixels is processed to form a final two-dimensional scaled image.

Claims (31)

1. A method, comprising:

storing an entire higher definition television image in a memory;

reading locations from the memory at an image update rate to fetch first pixels in the image, which are vertically contiguous in the image;

vertically scaling the first pixels to produce in the memory a vertically scaled set of pixels representing scaling of the entire television image; and

after said vertically scaling of the entire image, reading the vertically scaled set of pixels from the memory at an image display rate and horizontally scaling the vertically scaled set of pixels at the image display rate to form a final two-dimensional scaled image of a lower definition;

wherein the image update rate is different from the image display rate.

2. The method of claim 1 , further comprising:

storing, reading, and scaling a sequence of images from said higher definition television images representing video sequence of images to said lower definition sequence of images; and

displaying said lower definition sequence of images.

3. The method of claim 1 wherein said vertically scaling comprises reading X locations from a memory at an image update rate by reading a plurality of luminance planes in a pre-determined order.

4. The method of claim 1 in which the vertical scaling occurs at a rate that is smaller than a rate at which the horizontal scaling occurs.

5. An apparatus comprising:

a memory operable to store a higher definition television image;

a scaling element, configured to first fetch pixels of the higher definition television image at an image update rate and to vertically scale the higher definition pixels to produce a vertically scaled image of contiguous, vertically scaled, horizontal pixels in the memory and to read pixels of the vertically scaled image only after the entire vertically scaled image has been formed, at an image display rate and horizontally scale pixels of the vertically scaled image at the image display rate to form a lower definition image of pixel representing a final two-dimensional scaled image; and

a computer monitor operable to display the final two-dimensional scaled image,

wherein the image update rate is different from the image display rate.

6. The apparatus of claim 5 wherein the memory, and scaling element store, read, and scale a plurality of images in a high definition television video sequence of images.

7. The apparatus of claim 5 in which the scaling element comprises at least one integrated circuit.

8. The apparatus of claim 5 wherein the scaling element reads locations in the memory at an image update rate by reading a plurality of luminance planes in a pre-determined order.

9. The apparatus of claim 5 in which the vertical scaling occurs at a rate that is smaller than a rate at which the horizontal scaling occurs.

10. The apparatus of claim 5 wherein the memory comprises a memory interface, an input pixel formatting circuit, a pixel filtering circuit and an output pixel formatting circuit.

11. The apparatus of claim 10 in which the input pixel formatting circuit has three sets of luminance plane inputs.

12. The apparatus of claim 10 in which the pixel filtering circuit operates on both luminance and chrominance pixels, the pixel filtering circuit receiving and outputting horizontal pixel segments of a similar size.

13. The apparatus of claim 5 in which the scaling element includes a polyphase filter.

14. An article comprising a computer-readable medium which stores computer-executable instructions for scaling each high definition television image that appears in a video sequence of images for display on a computer monitor that displays downscaled images, the instructions causing a computer to:

store an entire higher definition television image in a memory;

read locations from the memory at an image update rate to fetch first pixels in the image, which are vertically contiguous in the image;

vertically scale the first pixels to produce in the memory a vertically scaled set of pixels representing scaling of the entire television image;

after said vertically scaling of the entire image, read the vertically scaled set of pixels from the memory at an image display rate and horizontally scale the vertically scaled set of pixels at the image display rate to form a final two-dimensional scaled image of a lower definition; and

display the final two-dimensional scaled image;

wherein the image update rate is different from the image display rate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2005
From: LIPPINCOTT, LOUIS A.
To: INTEL CORPORATION
Reel/Frame 016204/0216 →
Continuity (2)
Continuation 0947254500 · Dec 27, 1999
Related Publication 20050117815A1 · Jun 2, 2005