IP Library Granted Patent US 7,256,386
Granted Patent B2
US 7,256,386 · App. 10/842,938 · Granted Aug 14, 2007

Fabrication of low leakage-current backside illuminated photodiodes

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,256,386
App. No.
10/842,938
Granted
Aug 14, 2007
Kind
B2
Abstract

Ultra-low leakage current backside-illuminated semiconductor photodiode arrays are fabricated using a method of formation of a transparent, conducting bias electrode layer that avoids high-temperature processing of the substrate after the wafer has been gettered. As a consequence, the component of the reverse-bias leakage current associated with strain, crystallographic defects or impurities introduced during elevated temperature processing subsequent to gettering can be kept extremely low. An optically transparent, conductive bias electrode layer, serving as both an optical window and an ohmic backside equipotential contact surface for the photodiodes, is fabricated by etching through the polysilicon gettering layer and a portion of the thickness of heavily-doped crystalline silicon layer formed within, and near the back of, the substrate during the gettering process.

Claims (4)

1. A diode, comprising:

a single continuous piece, optically transparent semiconductor substrate, having a front surface and a rear surface, having-a portion with changed properties which forms a first region and a second region within said single continuous substrate, between which a crystalline lattice remains uninterrupted, said second region being a conductive region adapted for use in applying a bias thereto; and

at least one structure of opposite conductivity type to a conductivity type of the semiconductor substrate, formed in said semiconductor substrate, adjacent a front surface thereof

wherein said second region has a sheet resistivity between 2 and 20 Ω per square.

Assignments (6)
SECURITY INTEREST Recorded Apr 16, 2019
From: DIGIRAD CORPORATION; DMS HEALTH TECHNOLOGIES, INC.
To: STERLING NATIONAL BANK
Reel/Frame 048892/0069 →
RELEASE OF SECURITY INTEREST Recorded Apr 1, 2019
From: COMERICA BANK
To: DIGIRAD CORPORATION; TELERHYTHMICS, LLC; DMS HEALTH TECHNOLOGIES, INC.; DMS HEALTH TECHNOLOGIES - CANADA, INC.,
Reel/Frame 049166/0763 →
SECURITY INTEREST Recorded Jun 22, 2017
From: DIGIRAD CORPORATION; TELERHYTHMICS, LLC; DMS HEALTH TECHNOLOGIES, INC.; DMS HEALTH TECHNOLOGIES-CANADA, INC.
To: COMERICA BANK, A TEXAS BANKING ASSOCIATION
Reel/Frame 042779/0285 →
RELEASE OF SECURITY INTEREST Recorded Jun 22, 2017
From: WELLS FARGO BANK
To: DIGIRAD CORPORATION
Reel/Frame 042960/0820 →
SECURITY AGREEMENT Recorded Jan 4, 2016
From: DIGIRAD CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS AGENT
Reel/Frame 037426/0070 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2007
From: CARLSON, LARS S.; ZHAO, SHULAI; SHERIDAN, JOHN; MOLLET, ALAN
To: DIGIRAD CORPORATION
Reel/Frame 019519/0566 →