IP Library Granted Patent US 7,486,303
Granted Patent B2
US 7,486,303 · App. 10/852,198 · Granted Feb 3, 2009

Circuit for adjusting gray-scale voltages of a self-emitting display device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,486,303
App. No.
10/852,198
Granted
Feb 3, 2009
Kind
B2
Abstract

An object of the present invention is to provide a signal line driving circuit capable of easily and optimally adjusting the gamma characteristics of R, G, and B self-emitting element groups (e.g., organic EL element groups) such that each gamma characteristic matches the characteristics of the self-emitting panel by accommodating variations among the characteristics of the R, G, and B self-emitting element groups, thereby providing enhanced image quality and versatility. A self-emitting display driving circuit (a signal line driving circuit) 302 includes 3 gray-scale voltage generating circuits 311 and 3 control registers 308 for R, G, and B self-emitting element groups, respectively, and these gray-scale voltage generating circuits and control registers can be adjusted separately. This arrangement makes it possible to accommodate variations among the characteristics of the R, G, and B self-emitting element groups and thereby provide enhanced image quality on the self-emitting display.

Claims (38)

1. A self-emitting display driving circuit for driving signal lines for an R self-emitting element group, a G self-emitting element group, and a B self-emitting element group, respectively, in an active matrix type self-emitting panel, said self-emitting display driving circuit comprising:

a control register for setting an amplitude adjustment value and a curve adjustment value for each of said R, G, and B self-emitting element groups, separately;

gray-scale voltage generating circuits each for adjusting an amplitude characteristic and a curve characteristic of a gray-scale number vs. gray-scale voltage characteristic curve of a respective one of said R, G, and B self-emitting element groups, separately, based on said amplitude adjustment value and said curve adjustment value for said respective one of said R, G, and B self-emitting element groups and generating gray-scale voltages, said amplitude adjustment value and said curve adjustment value being set by said control register separately; and

a decoder circuit for converting display data into gray-scale voltages among said gray-scale voltages generated by said gray-scale voltage generating circuits for said R, G, and B self-emitting element groups;

wherein said gray-scale voltages produced by said decoder circuit are output to said signal lines for said R, G, and B self-emitting element groups in said active matrix type self-emitting panel;

wherein said gray-scale voltage generating circuits for said R, G, and B self-emitting element groups each include:

an amplitude adjustment circuit for adjusting the amplitude voltage (the difference voltage) between gray-scale voltages for maximum and minimum gray-scale numbers based on said amplitude adjustment value for a respective one of said R, G, and B self-emitting element groups, said amplitude adjustment value being set by said control register separately;

a curve adjustment circuit for dividing said amplitude voltage obtained from said amplitude adjustment circuit into a plurality of voltages and adjusting them based on said curve adjustment value for said respective one of said R, G, and B self-emitting element groups to produce a plurality of reference gray-scale voltages for intermediate gray-scale numbers, said curve adjustment value being set by said control register separately; and

an output circuit for subdividing said plurality of reference gray-scale voltages obtained from said curve adjustment circuit into desired gray-scale voltages; and

wherein said output circuit assigns pray-scale numbers to said desired gray-scale voltages such that the number amount of gray-scale numbers between the gray-scale numbers for each two neighboring reference gray-scale voltages decreases with increasing gray-scale voltage.

2. A self-emitting display driving circuit for driving signal lines for an R self-emitting element group, a G self-emitting element group, and a B self-emitting element group, respectively, in an active matrix type self-emitting panel, said self-emitting display driving circuit comprising:

a control register for setting an amplitude adjustment value and a curve adjustment value for each of said R, G, and B self-emitting element groups, separately;

gray-scale voltage generating circuits each for adjusting an amplitude characteristic and a curve characteristic of a gray-scale number vs. gray-scale voltage characteristic curve of a respective one of said R, G, and B self-emitting element groups, separately, and generating gray-scale voltages; and

a decoder circuit for converting display data into gray-scale voltages among said gray-scale voltages generated by said gray-scale voltage generating circuits for said R, G, and B self-emitting element groups;

wherein said gray-scale voltage generating circuits for said R, G, and B self-emitting element groups each include:

an amplitude adjustment circuit for adjusting the amplitude voltage (the difference voltage) between gray-scale voltages for maximum and minimum gray-scale numbers based on said amplitude adjustment value for a respective one of said R, G, and B self-emitting element groups, said amplitude adjustment value being set by said control register separately;

a curve adjustment circuit for dividing said amplitude voltage obtained from said amplitude adjustment circuit into a plurality of voltages and adjusting them based on said curve adjustment value for said respective one of said R, G, and B self-emitting element groups to produce a plurality of reference gray-scale voltages for intermediate gray-scale numbers, said curve adjustment value being set by said control register separately; and

an output circuit for subdividing said plurality of reference gray-scale voltages obtained from said curve adjustment circuit into desired gray-scale voltages and assigning gray-scale numbers to said desired gray-scale voltages such that the number amount of gray-scale numbers between the gray-scale numbers for each two neighboring reference gray-scale voltages decreases with increasing gray-scale voltage; and

wherein said gray-scale voltages produced by said decoder circuit are output to said signal lines for said R, G, and B self-emitting element groups in said active matrix type self-emitting panel.

3. A self-emitting display driving circuit for driving signal lines for an R self-emitting element group, a G self-emitting element group, and a B self-emitting element group, respectively, in an active matrix type self-emitting panel, said self-emitting display driving circuit comprising:

a control register for setting an amplitude adjustment value and a curve adjustment value for each of said R, G, and B self-emitting element groups, separately;

gray-scale voltage generating circuits each for adjusting an amplitude characteristic and a curve characteristic of a gray-scale number vs. gray-scale voltage characteristic curve of a respective one of said R, G, and B self-emitting element groups, separately, based on said amplitude adjustment value and said curve adjustment value for said respective one of said R, G, and B self-emitting element groups and generating gray-scale voltages, said amplitude adjustment value and said curve adjustment value being set by said control register separately; and

a decoder circuit for converting display data into gray-scale voltages among said gray-scale voltages generated by said gray-scale voltage generating circuits for said R, G, and B self-emitting element groups;

wherein said gray-scale voltages produced by said decoder circuit are output to said signal lines for said R, G, and B self-emitting element groups in said active matrix type self-emitting panel;

wherein said gray-scale voltage generating circuits for said R, G, and B self-emitting element groups each include:

an amplitude adjustment circuit for adjusting the amplitude voltage (the difference voltage) between gray-scale voltages for maximum and minimum gray-scale numbers based on said amplitude adjustment value for a respective one of said R, G, and B self-emitting element groups, said amplitude adjustment value being set by said control register separately;

a curve adjustment circuit for dividing said amplitude voltage obtained from said amplitude adjustment circuit into a plurality of voltages and adjusting them based on said curve adjustment value for said respective one of said R, G, and B self-emitting element groups to produce a plurality of reference gray-scale voltages for intermediate gray-scale numbers, said curve adjustment value being set by said control register separately; and

an output circuit for subdividing said plurality of reference gray-scale voltages obtained from said curve adjustment circuit into desired gray-scale voltages; and

wherein said output circuit assigns gray-scale numbers to said desired gray-scale voltages such that the difference between each two neighboring gray-scale numbers to which reference gray-scale voltages are assigned decreases with decreasing gray-scale number.

4. A self-emitting display driving circuit for driving signal lines for an R self-emitting element group, a G self-emitting element group, and a B self-emitting element group, respectively, in an active matrix type self-emitting panel, said self-emitting display driving circuit comprising:

a control register for setting an amplitude adjustment value and a curve adjustment value for each of said R, G, and B self-emitting element groups, separately;

gray-scale voltage generating circuits each for adjusting an amplitude characteristic and a curve characteristic of a gray-scale number vs. gray-scale voltage characteristic curve of a respective one of said R, G, and B self-emitting element groups, separately, and generating gray-scale voltages; and

a decoder circuit for converting display data into gray-scale voltages among said gray-scale voltages generated by said gray-scale voltage generating circuits for said R, G, and B self-emitting element groups;

wherein said gray-scale voltage generating circuits for said R, G, and B self-emitting element groups each include:

an amplitude adjustment circuit for adjusting the amplitude voltage (the difference voltage) between gray-scale voltages for maximum and minimum gray-scale numbers based on said amplitude adjustment value for a respective one of said R, G, and B self-emitting element groups, said amplitude adjustment value being set by said control register separately;

a curve adjustment circuit for dividing said amplitude voltage obtained from said amplitude adjustment circuit into a plurality of voltages and adjusting them based on said curve adjustment value for said respective one of said R, G, and B self-emitting element groups to produce a plurality of reference gray-scale voltages for intermediate gray-scale numbers, said curve adjustment value being set by said control register separately; and

an output circuit for subdividing said plurality of reference gray-scale voltages obtained from said curve adjustment circuit into desired gray-scale voltages and assigning gray-scale numbers to said desired gray-scale voltages such that the difference between each two neighboring gray-scale numbers to which reference gray-scale voltages are assigned decreases with decreasing gray-scale number; and

wherein said gray-scale voltages produced by said decoder circuit are output to said signal lines for said R, G, and B self-emitting element groups in said active matrix type self-emitting panel.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2024
From: SYNAPTICS JAPAN GK
To: SYNAPTICS INCORPORATED
Reel/Frame 067793/0211 →
SECURITY INTEREST Recorded Sep 27, 2017
From: SYNAPTICS INCORPORATED
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 044037/0896 →
CHANGE OF NAME Recorded Aug 8, 2016
From: SYNAPTICS DISPLAY DEVICES GK
To: SYNAPTICS JAPAN GK
Reel/Frame 039711/0862 →
CHANGE OF NAME Recorded May 29, 2015
From: RENESAS SP DRIVERS INC.
To: SYNAPTICS DISPLAY DEVICES KK
Reel/Frame 035796/0947 →
CHANGE OF NAME Recorded May 29, 2015
From: SYNAPTICS DISPLAY DEVICES KK
To: SYNAPTICS DISPLAY DEVICES GK
Reel/Frame 035797/0036 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2014
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS SP DRIVERS INC.
Reel/Frame 033778/0137 →
MERGER Recorded Sep 20, 2010
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025008/0362 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 3RD INVENTOR'S NAME, PREVIOUSLY RECORDED AT REEL 015777 FRAME 0437. Recorded Mar 25, 2005
From: AKAI, AKIHITO; KUDO, YASUYUKI; OKADO, KAZUO
To: RENESAS TECHNOLOGY CORP.
Reel/Frame 016396/0887 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2004
From: AKAI, AKIHITO; KUDO, YASUYUKI; OKADA, KAZUO
To: RENESAS TECHNOLOGY CORP.
Reel/Frame 015777/0437 →