IP Library Granted Patent US 6,989,309
Granted Patent B2
US 6,989,309 · App. 10/858,619 · Granted Jan 24, 2006

High voltage MOS transistor with up-retro well by providing dopant in an epitaxial layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,989,309
App. No.
10/858,619
Granted
Jan 24, 2006
Kind
B2
Abstract

A high voltage MOS transistor is provided that is compatible with low-voltage, sub-micron CMOS and BiCMOS processes. The high voltage transistor of the present invention has dopants that are implanted into the substrate prior to formation of the epitaxial layer. The implanted dopants diffuse into the epitaxial layer from the substrate during the formation of the epitaxial layer and subsequent heating steps. The implanted dopants increase the doping concentration in a lower portion of the epitaxial layer. The implanted dopants may diffuse father into the epitaxial layer than dopants in the buried layer forming an up-retro well that prevents vertical punch-through at high operating voltages for thin epitaxial layers. Particularly, a P-type dopant may diffuse farther up into an epitaxial layer than an N-type dopant to form an up-retro well.

Claims (148)

1. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

diffusing, after said epitaxial layer has been formed over said substrate, a P-type dopant of a second concentration up into said epitaxial layer farther than an N-type dopant of a first concentration to form an up-retro well, wherein at least a portion of said P-type and N-type dopants overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer.

2. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration up into said epitaxial layer;

diffusing, after said epitaxial layer has been formed over said substrate, a P-type dopant of a second concentration up into said epitaxial layer farther than the N-type dopant to form an up-retro well, wherein at least a portion of said P-type dopant and N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer.

3. The method of claim 2 wherein the providing an N-type dopant comprises providing N-type dopant having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

4. The method of claim 2 wherein the providing an N-type dopant comprises providing one of arsenic and antimony having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

5. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration up into said epitaxial layer;

providing a P-type dopant of a second concentration up into said epitaxial layer farther than the N-type dopant to form an up-retro well, wherein at least a portion of said P-type dopant and N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing a P-type dopant comprises providing a P-type dopant having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

6. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration up into said epitaxial layer;

providing a P-type dopant of a second concentration up into said epitaxial layer farther than the N-type dopant to form an up-retro well, wherein at least a portion of said P-type dopant and N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing a P-type dopant comprises providing Boron having a concentration of between 5×10 11 to 5×10 14 atoms/cm 2 .

7. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant and the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than the N-type dopant, the diffusing that forms an up-retro well, wherein at least a portion of said P-type dopant and said N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer.

8. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant and the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than the N-type dopant, the diffusing that forms an up-retro well, wherein at least a portion of said P-type dopant and said N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing an N-type dopant comprises providing N-type dopant having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

9. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant and the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than the N-type dopant, the diffusing that forms an up-retro well, wherein at least a portion of said P-type dopant and said N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing an N-type dopant comprises providing one of arsenic and antimony having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

10. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate; providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant and the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than the N-type dopant, the diffusing that forms an up-retro well, wherein at least a portion of said P-type dopant and said N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing a P-type dopant comprises providing a P-type dopant having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

11. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant and the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than the N-type dopant, the diffusing that forms an up-retro well, wherein at least a portion of said P-type dopant and said N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing a P-type dopant comprises providing Boron having a concentration of between 5×10 11 to 5×10 14 atoms/cm 2 .

12. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant up into the epitaxial layer;

diffusing the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant, the diffusing the P-type dopant and the diffusing the N-type dopant that form an up-retro well, wherein at least a portion of said P-type dopant and N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer.

13. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant up into the epitaxial layer;

diffusing the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant, the diffusing the P-type dopant and the diffusing the N-type dopant that form an up-retro well, wherein at least a portion of said P-type dopant and N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing an N-type dopant comprises providing N-type dopant having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

14. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant up into the epitaxial layer;

diffusing the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant, the diffusing the P-type dopant and the diffusing the N-type dopant that form an up-retro well, wherein at least a portion of said P-type dopant and N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing an N-type dopant comprises providing one of arsenic and antimony having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

15. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant up into the epitaxial layer;

diffusing the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant, the diffusing the P-type dopant and the diffusing the N-type dopant that form an up-retro well, wherein at least a portion of said P-type dopant and N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing a P-type dopant comprises providing a P-type dopant having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

16. A method for making a transistor comprising:

growing an epitaxial layer over a substrate;

providing an N-type dopant of a first concentration over said substrate;

providing a P-type dopant of a second concentration over said substrate;

diffusing the N-type dopant up into the epitaxial layer;

diffusing the P-type dopant up into the epitaxial layer, wherein the P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant, the diffusing the P-type dopant and the diffusing the N-type dopant that form an up-retro well, wherein at least a portion of said P-type dopant and N-type dopant overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing a P-type dopant comprises providing Boron having a concentration of between 5×10 11 to 5×10 14 atoms/cm 2 .

17. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

diffusing an N-type dopant up into said epitaxial layer;

diffusing a P-type dopant up into said epitaxial layer, wherein said P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant to form an up-retro well, wherein at least a portion of said P-type and N-type dopants overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer.

18. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

diffusing an N-type dopant up into said epitaxial layer;

diffusing a P-type dopant up into said epitaxial layer, wherein said P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant to form an up-retro well, wherein at least a portion of said P-type and N-type dopants overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing an N-type dopant comprises providing N-type dopant having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

19. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

diffusing an N-type dopant up into said epitaxial layer;

diffusing a P-type dopant up into said epitaxial layer, wherein said P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant to form an up-retro well, wherein at least a portion of said P-type and N-type dopants overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing an N-type dopant comprises providing one of arsenic and antimony having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

20. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

diffusing an N-type dopant up into said epitaxial layer;

diffusing a P-type dopant up into said epitaxial layer, wherein said P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant to form an up-retro well, wherein at least a portion of said P-type and N-type dopants overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing a P-type dopant comprises providing a P-type dopant having a concentration of between 5×10 14 to 5×10 15 atoms/cm 2 .

21. A method for making an electronic device, the method comprising:

growing an epitaxial layer over a substrate;

diffusing an N-type dopant up into said epitaxial layer;

diffusing a P-type dopant up into said epitaxial layer, wherein said P-type dopant is diffused up into said epitaxial layer farther than said N-type dopant to form an up-retro well, wherein at least a portion of said P-type and N-type dopants overlap;

forming a gate above said up-retro well;

forming a drain region in said epitaxial layer; and

forming a source region in said epitaxial layer, wherein the providing a P-type dopant comprises providing Boron having a concentration of between 5×10 11 to 5×10 14 atoms/cm 2 .

Assignments (2)
CHANGE OF NAME Recorded Sep 4, 2021
From: LINEAR TECHNOLOGY LLC
To: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
Reel/Frame 057422/0532 →
CHANGE OF NAME Recorded Sep 4, 2021
From: LINEAR TECHNOLOGY CORPORATION
To: LINEAR TECHNOLOGY LLC
Reel/Frame 057426/0439 →