IP Library Granted Patent US 7,217,993
Granted Patent B2
US 7,217,993 · App. 10/867,722 · Granted May 15, 2007

Stacked-type semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,217,993
App. No.
10/867,722
Granted
May 15, 2007
Kind
B2
Abstract

A stacked-type semiconductor device includes a first wiring substrate on which a semiconductor device element is mounted, a second wiring substrate stacked on the first wiring substrate through a plurality of electrode terminals which are electrically connected with the first wiring substrate, and a conductor supporting member disposed around the semiconductor device element, and connected with grounding wiring layers provided in the first and second wiring substrate.

Claims (22)

1. A stacked-type semiconductor device comprising:

a first wiring substrate on which a semiconductor device element is mounted;

a second wiring substrate stacked on said first wiring substrate through a plurality of electrode terminals electrically connecting with said first wiring substrate; and

a conductor supporting frame disposed continuously around said semiconductor device element, also inside of the plurality of electrode terminals, and connected with grounding wiring layers provided in said first and second wiring substrates.

2. The stacked-type semiconductor device claimed in claim 1 , wherein:

the grounding wiring layer of at least one embedded in said at least one of said first and second substrates.

3. The stacked-type semiconductor device as claimed in claim 1 , wherein:

said semiconductor device element mounted on said first wiring substrate is mounted thereon in a flip-chip manner.

4. The stacked-type semiconductor device as claimed in claim 1 , wherein:

heat-conductive material is filled between the top side of said semiconductor device element mounted on said first wiring substrate and the grounding wiring layer provided on said second wiring substrate.

5. A stacked-type semiconductor device comprising:

a first wiring substrate on which a semiconductor device element is mounted;

a second wiring substrate stacked on said first wiring substrate through a plurality of electrode terminals electrically connecting with said first wiring substrate; and

a plurality of conductor supporting members disposed in such a manner as to surround said semiconductor device element, disposed inside of the plurality of electrode terminals, and

said plurality of conductor supporting members being connected with grounding wiring layers provided in said first and second wiring substrates.

6. The stacked-type semiconductor device as claimed in claim 5 , wherein:

said conductor supporting member comprises a plurality of solder balls.

7. A stacked-type semiconductor device comprising:

a first wiring substrate on which a semiconductor device element is mounted;

a second wiring substrate stacked on said first wiring substrate through a plurality of electrode terminals electrically connecting with said first wiring substrate; and

a plurality of conductor supporting members disposed in such a manner as to surround said semiconductor device element, disposed inside of the plurality of electrode terminals, and

said plurality of conductor supporting members being connected with grounding wiring layers in a form of a mesh pattern provided in said first and second wiring substrates.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: FUJITSU SEMICONDUCTOR LIMITED
To: SOCIONEXT INC.
Reel/Frame 035508/0337 →