IP Library Granted Patent US 7,251,112
Granted Patent B2
US 7,251,112 · App. 10/881,624 · Granted Jul 31, 2007

Battery protect circuit for switched circuit that switches between a supply and a battery

Assignee: Silicon Labs CP, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,251,112
App. No.
10/881,624
Granted
Jul 31, 2007
Kind
B2
Abstract

A circuit for protecting a battery includes an n-well formed within a p substrate. A p-type resistor is formed with in the n well and has a connection to the battery. An n+ ring is also formed in the n well and substantially surrounds the p-type resistor.

Claims (51)

1. A battery protection circuit, comprising:

a p substrate;

an n well formed in the p substrate;

a p resistor having a first connection to the battery formed in the n well and forming a pn junction between the p resistor and the n well;

an n+ ring formed in the n well and substantially surrounding the p resistor;

a p channel transistor switch connected to a second connection of the p resistor; and

wherein a parasitic PNP transistor is formed having an emitter in the p resistor, a base in the n+ ring and a collector in the substrate, the parasitic pnp transistor having a resistor connected to the base.

2. The battery protection circuit of claim 1 ,wherein the parasitic PNP transistor is weakly turned on responsive to the second connection connecting to ground.

3. The battery protection circuit of claim 1 , wherein the parasitic PNP transistor is weakly turned on responsive to the n+ ring connecting to ground.

4. The battery protection circuit of claim 1 , wherein a reversed biased diode is formed in the pn junction when a negative potential is applied to the first connection.

5. The battery protection circuit of claim 1 , wherein the parasitic PNP transistor is turned off when the n+ ring is connected to a positive voltage.

6. The battery protection circuit of claim 1 , wherein the second connection is a p+ connection.

7. The battery protection circuit of claim 1 , wherein the first connection is a p+ connection.

8. An apparatus, comprising:

a first terminal for connecting to a power supply;

a second terminal for connecting to a battery;

powered circuitry operable when connecting to either of the power supply or the battery;

a switching circuit for connecting one of the power supply or the battery to the powered circuitry;

a battery protection circuit within the switching circuit, said battery protection circuit including:

a p substrate;

an n well formed in the p substrate;

a p resistor having a first connection to the battery formed in the n well and forming a pn junction between the p resistor and the n well;

an n+ ring formed in the n well and substantially surrounding the p resistor;

a p channel transistor switch connected to a second connection of the p resistor; and

wherein a parasitic PNP transistor is formed having an emitter in the p resistor, a base in the n+ ring and a collector in the substrate, the parasitic pnp transistor having a resistor connected to the base.

9. The apparatus of claim 8 , wherein the parasitic PNP transistor is weakly turned on responsive to the second connection connecting to ground.

10. The apparatus of claim 8 , wherein the parasitic PNP transistor is weakly turned on responsive to the n+ ring connecting to ground.

11. The apparatus of claim 8 , wherein a reversed biased diode is formed in the pn junction when a negative potential is applied to the first connection.

12. The apparatus of claim 8 , wherein the parasitic PNP transistor is turned off when the n+ ring is connected to a positive voltage.

13. The apparatus of claim 8 , wherein the second connection is a p+ connection.

14. The apparatus of claim 8 , wherein the first connection is a p+ connection.

15. A switch, comprising:

a first input for connecting to a power supply;

a second input for connecting to a battery;

an output for providing an output voltage; and

a battery protection circuit for protecting:

a circuit connected to the output in the event of connecting a battery to the second input in a reverse polarity, and

a battery connecting to the second input upon the occurrence of shorting of either the first input or the output to ground, such that both backward connection of the battery and shorting of the first input or output are protected against;

wherein the battery protection circuit further comprises:

a p substrate,

an n well formed in the p substrate,

a p resistor having a first connection to the battery formed in the n well and forming a pn junction between the p resistor and the n well,

an n+ ring formed in the n well and substantially surrounding the p resistors, and

a p channel transistor switch connected to a second connection of the p resistor,

wherein a parasitic PNP transistor is formed having an emitter in the p resistor, a base in the n+ ring and a collector in the substrate, the parasitic pnp transistor having a resistor connected to the base.

16. The switch of claim 15 , wherein the parasitic PNP transistor is weakly turned on responsive to the second connection connecting to ground.

17. The switch of claim 15 , wherein the parasitic PNP transistor is weakly turned on responsive to the n+ ring connecting to ground.

18. The switch of claim 15 , wherein a reversed biased diode is formed in the pn junction when a negative potential is applied to the first connection.

19. The switch of claim 15 , wherein the parasitic PNP transistor is turned off when the n+ ring is connected to a positive voltage.

20. The switch of claim 15 , wherein the second connection is a p+ connection.

21. The switch of claim 15 , wherein the first connection is a p+ connection.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2013
From: SILICON LABS CP, INC.
To: SILICON LABORATORIES INC.
Reel/Frame 029674/0472 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2005
From: FERNALD, KENENTH W.
To: SILICON LABS CP, INC.
Reel/Frame 016586/0537 →
Continuity (1)
Related Publication 20060002044A1 · Jan 5, 2006