IP Library Granted Patent US 7,430,396
Granted Patent B2
US 7,430,396 · App. 10/883,338 · Granted Sep 30, 2008

Encoding low density parity check (LDPC) codes through an LDPC decoder

Assignee: The DIRECTV Group, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,430,396
App. No.
10/883,338
Granted
Sep 30, 2008
Kind
B2
Abstract

An approach is providing for supporting broadcast transmission of low density parity check (LDPC) coded signals. A receiver includes a decoder configured to decode an LDPC signal to output a decoded signal. The decoder is further configured to operate as an encoder; as such, interference cancellation can be implemented by the encoder re-encoded the received decoded signal. The above approach has particular applicability to satellite broadcast systems.

Claims (25)

1. A method for supporting broadcast transmission of low density parity check (LDPC) coded signals to a plurality of receivers, the method comprising:

receiving an input signal by one of the receivers, the one receiver including an LDPC decoder;

encoding, by the decoder, the input signal to output an encoded signal;

receiving an LDPC coded signal;

decoding the LDPC signal by the LDPC decoder to output a decoded signal;

constructing a receiving vector based on a first k information bits of the decoded signal,

where k is an integer; and

initializing the decoder with the receiving vector, wherein the receiving vector has a length of n, where n is an integer, and the n-k bits are initialized according to a maximum value of likelihood ratio of a channel bit associated with either a logical zero value or a null value.

2. A method according to claim 1 , wherein the input signal is the decoded signal, and the encoded signal is used for interference cancellation with the received LDPC signal.

3. A method according to claim 1 , wherein the steps of decoding and encoding are concurrently performed.

4. A method according to claim 1 , wherein the LDPC signal is received over a satellite link.

5. A method according to claim 1 , wherein the LDPC coded signal is modulated according to a signal constellation that includes one of 8-PSK (Phase Shift Keying), 16-QAM (Quadrature Amplitude Modulation), 16-APSK (Amplitude Phase Shift Keying), 32-APSK and QPSK (Quadrature Phase Shift Keying).

6. An apparatus for receiving broadcast transmission of low density parity check (LDPC) coded signals, the apparatus comprising:

means for receiving an input signal by one of the receivers, the one receiver including an LDPC decoder;

means for receiving an LDPC coded signal, wherein the decoder decodes the LDPC signal to output a decoded signal; and

a decoder configured to encode the input signal to output an encoded signal, wherein the decoder is further configured to construct a receiving vector based on a first k information bits of the decoded signal, where k is an integer, and to initialize the decoder with the receiving vector,

wherein the receiving vector has a length of n, where n is an integer, and the n-k bits are initialized according to a maximum value of likelihood ratio of a channel bit associated with a logical zero value or associated with a null value.

7. An apparatus according to claim 6 , wherein the input signal is the decoded signal, and the encoded signal is used for interference cancellation with the received LDPC signal.

8. An apparatus according to claim 6 , wherein the decoder concurrently performs the decoding and the encoding.

9. An apparatus according to claim 6 , wherein the LDPC signal is received over a satellite link.

10. An apparatus according to claim 6 , wherein the LDPC coded signal is modulated according to a signal constellation that includes one of 8-PSK (Phase Shift Keying), 16-QAM (Quadrature Amplitude Modulation), 16-APSK (Amplitude Phase Shift Keying), 32-APSK and QPSK (Quadrature Phase Shift Keying).

11. A decoder for generating low density parity check (LDPC) codes, the decoder comprising:

a processor configured to decode a received LDPC encoded signal to output a decoded signal; and

wherein the processor is further configured to encode the decoded signal for interference cancellation with respect to the received LDPC encoded signal and, wherein the processor is further configured to construct a receiving vector based on a first k information bits of the decoded signal, where k is an integer, and to initialize using the receiving vector,

wherein the receiving vector has a length of n, where n is an integer, and the n-k bits are initialized according to a maximum value of likelihood ratio of a channel bit associated with a logical zero value or associated with a null value.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2009
From: THE DIRECTV GROUP, INC.
To: DTVG LICENSING, INC.
Reel/Frame 022668/0491 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2004
From: SUN, FENG-WEN; EROZ, MUSTAFA; LEE, LIN-NAN
To: DIRECTV GROUP, INC., THE
Reel/Frame 015547/0146 →
Continuity (2)
Provisional Application 6048498800 · Jul 3, 2003
Related Publication 20050003756A1 · Jan 6, 2005