IP Library Granted Patent US 7,136,119
Granted Patent B2
US 7,136,119 · App. 10/893,480 · Granted Nov 14, 2006

Liquid crystal display device and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,136,119
App. No.
10/893,480
Granted
Nov 14, 2006
Kind
B2
Abstract

A method of fabricating a liquid crystal display device, including forming a common electrode on one substrate; forming gate and data bus lines, a thin-film transistor, a pixel electrode, and a Cs bus line on another substrate. Forming a CF resin/light blocking pattern; forming a liquid crystal layer including photosensitive material; forming an electrical capacitance using the common and pixel electrodes; electrically connecting adjacent data bus lines at both ends; and radiating light into the liquid crystal while applying AC between the common and pixel electrodes by applying a transistor ON voltage to the gate bus line and AC between the common electrode and the data bus line. Instead of electrically connecting adjacent data bus lines at both ends, the method may include connecting at least one data bus line with at least one repair line and applying AC between the common electrode and the data bus and repair lines.

Claims (16)

1. A method of fabricating a liquid crystal display device, comprising:

forming on a first substrate a common electrode for applying a voltage over an entire surface of the substrate;

forming on a second substrate a gate bus line and a data bus line arranged in a matrix array, a thin-film transistor located at an intersection of the two bus lines, a pixel electrode connecting to the thin-film transistor, and a Cs bus line that forms an electrical capacitance to the pixel electrode;

forming a CF resin or a light blocking pattern on a channel portion of the thin-film transistor;

forming a liquid crystal layer by filling a liquid crystal composition having a negative dielectric anisotropy, containing a photosensitive material, into a gap between the first substrate and the second substrate;

forming an electrical capacitance using the common electrode and the pixel electrode by sandwiching the liquid crystal layer therebetween;

electrically connecting adjacent data bus lines at both ends thereof; and

radiating light into the liquid crystal layer while applying an AC voltage between the common electrode and the pixel electrode by applying a transistor ON voltage to the gate bus line and an AC voltage between the common electrode and the data bus line.

2. A method of fabricating a liquid crystal display device, comprising:

forming on a first substrate a common electrode for applying a voltage over an entire surface of the substrate;

forming on a second substrate a gate bus line and a data bus line arranged in a matrix array, a thin-film transistor located at an intersection of the two bus lines, a pixel electrode connecting to the thin-film transistor, a Cs bus line that forms an electrical capacitance to the pixel electrode, and a repair line intersecting with the data bus line;

forming a CF resin or a light blocking pattern on a channel portion of the thin-film transistor;

forming a liquid crystal layer for filling a liquid crystal composition, containing a photosensitive material, into a gap between the first substrate and the second substrate;

forming an electrical capacitance using the common electrode and the pixel electrode by sandwiching the liquid crystal layer therebetween;

connecting at least one data bus line with at least one repair line by laser radiation or another method; and

radiating light onto the liquid crystal layer while applying an AC voltage between the common electrode and the pixel electrode by applying a transistor ON voltage to the gate bus line and an AC voltage between the common electrode and the data bus line and repair line, wherein the repair line is at the same potential as the data bus line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2005
From: FUJITSU LIMITED
To: SHARP KABUSHIKI KAISHA
Reel/Frame 016345/0210 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2005
From: FUJITSU DISPLAY TECHNOLOGIES CORPORATION
To: FUJITSU LIMITED
Reel/Frame 016345/0310 →