IP Library Granted Patent US 7,171,744
Granted Patent B2
US 7,171,744 · App. 10/911,477 · Granted Feb 6, 2007

Substrate frame

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,171,744
App. No.
10/911,477
Granted
Feb 6, 2007
Kind
B2
Abstract

A substrate frame includes an insulative board ( 10 a ) having a pair of ear portions ( 13 ) extending along its longitudinal edges; a plurality of wiring substrate regions ( 11 ) arranged on the insulative board ( 10 a ) between the ear portions ( 13 ) at predetermined intervals; and a plurality of slits ( 15 ) provided between the wiring substrate regions so as to extend across the ear portions ( 13 ) or a plurality grooves ( 18 ) around the wiring substrate regions ( 11 ).

Claims (15)

1. A method of making semiconductor devices, comprising the steps of:

providing an insulative board having a pair of ear portions extending along its longitudinal edges;

arranging a plurality of wiring substrate regions on said insulative board between said ear portions at predetermined intervals;

mounting semiconductor chips on said wiring substrate regions;

connecting pads of said wiring substrate regions and pads of said semiconductor chips;

enclosing said semiconductor chips with a resin; and

cutting boundaries between said wiring substrate regions and said ear portions to provide individual semiconductor devices.

2. A method of making semiconductor devices, comprising the steps of:

providing an insulative board having a pair of ear portions extending along its longitudinal edges;

a plurality of wiring substrate regions arranged on said insulative board between said ear portions at predetermined intervals;

providing a plurality of grooves around said wiring substrate regions from which patterns are removed;

mounting semiconductor chips on said wiring substrate regions;

connecting pads of said wiring substrate regions and pads of said semiconductor chips;

enclosing said semiconductor chips with a resin; and

cutting said grooves with a mold punch to provide individual semiconductor devices.

Assignments (3)
CHANGE OF NAME Recorded Mar 21, 2014
From: OKI SEMICONDUCTOR CO., LTD
To: LAPIS SEMICONDUCTOR CO., LTD.
Reel/Frame 032495/0483 →
CHANGE OF NAME Recorded Dec 24, 2008
From: OKI ELECTRIC INDUSTRY CO., LTD.
To: OKI SEMICONDUCTOR CO., LTD.
Reel/Frame 022052/0797 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 5, 2004
From: TAKAHASHI, NORIO
To: OKI ELECTRIC INDUSTRY CO., LTD.
Reel/Frame 015665/0177 →