IP Library Granted Patent US 7,202,571
Granted Patent B2
US 7,202,571 · App. 10/919,157 · Granted Apr 10, 2007

Electronic module with form in-place pedestal

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,202,571
App. No.
10/919,157
Granted
Apr 10, 2007
Kind
B2
Abstract

An electronic module includes a substrate, at least one surface mounted integrated circuit (IC) component and an underfill material. The substrate includes a plurality of electrically conductive traces, formed on at least one surface of the substrate, and the component is electrically coupled to at least one of the conductive traces. The underfill material is positioned between the component and the substrate and provides at least one pedestal that supports the component during encapsulation. The underfill material, when cured, maintains the integrity of the electrical connections between the component and the conductive traces.

Claims (23)

1. An electronic module, comprising:

a substrate including a plurality of electrically conductive traces formed on at least one surface of the substrate;

at least one surface mounted integrated circuit (IC) component, wherein the component is electrically coupled to at least one of the conductive traces; and

an underfill material positioned between the component and the substrate, the underfill material when cured providing at least one pedestal that supports the component during encapsulation while maintaining the integrity of electrical connections between the component and the conductive traces, wherein a thickness of the underfill material closely matches a stand-off height of the component and a diameter of the underfill material is between about 20 and 100 mils.

2. The module of claim 1 , further including:

an electrically non-conductive overmold material encapsulating the component, the underfill material and at least a portion of the substrate.

3. The module of claim 2 , wherein the overmold material is an epoxy-molding compound.

4. The module of claim 1 , wherein the underfill material does not flow during a solder reflow process that electrically couples the component to one or more of the traces.

5. The module of claim 4 , wherein the underfill material solidifies during the solder reflow process.

6. The module of claim 1 , wherein the substrate is a ceramic substrate.

7. The module of claim 1 , wherein the component is a flip-chip.

8. The module of claim 1 , wherein the underfill material is dispensed on the substrate.

9. The module of claim 8 , wherein the underfill material is dispensed on the substrate prior to solder paste printing.

10. The module of claim 1 , wherein the underfill material is applied to the component.

11. The module of claim 1 , wherein the substrate is a printed circuit board (PCB).

12. An electronic module, comprising:

a substrate including a plurality of electrically conductive traces formed on at least one surface of the substrate;

at least one surface mounted integrated circuit (IC) component, wherein the component is electrically coupled to at least one of the conductive traces;

an underfill material positioned between the component and the substrate, the underfill material when cured providing at least one pedestal that supports the component during encapsulation while maintaining the integrity of electrical connections between the component and the conductive traces; and

an electrically non-conductive overmold material encapsulating the component, the underfill material and at least a portion of the substrate, wherein a thickness of the underfill material closely matches a stand-off height of the component and a diameter of the underfill material is between about 20 and 100 mils.

13. The module of claim 12 , wherein the overmold material is an epoxy molding compound.

14. The module of claim 12 , wherein the underfill material does not flow during a solder reflow process that electrically couples the component to one or more of the traces, and wherein the underfill material solidifies during the solder reflow process.

15. The module of claim 12 , wherein the substrate is a ceramic substrate and the component is a flip-chip.

Assignments (3)
CHANGE OF NAME Recorded Sep 18, 2024
From: DELPHI TECHNOLOGIES IP LIMITED
To: BORGWARNER US TECHNOLOGIES LLC
Reel/Frame 068985/0968 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2018
From: DELPHI TECHNOLOGIES, INC.
To: DELPHI TECHNOLOGIES IP LIMITED
Reel/Frame 045127/0546 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 16, 2004
From: THOMPSON, BRIAN D.; DELHEIMER, CHARLES I.; WORKMAN, DEREK B.; TSAI, JEENHUEI S.; WALSH, MATTHEW R.; BRANDENBURG, SCOTT D.
To: DELPHI TECHNOLOGIES, INC.
Reel/Frame 015728/0723 →