IP Library Granted Patent US 6,988,027
Granted Patent B2
US 6,988,027 · App. 10/926,537 · Granted Jan 17, 2006

Electric power steering system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,988,027
App. No.
10/926,537
Granted
Jan 17, 2006
Kind
B2
Abstract

In an electric power steering system, during initial processing after an ignition switch is turned on, when a main CPU completes calculation of an offset voltage, it sends an offset voltage calculation request signal to a sub CPU. When the time from sending the offset voltage calculation request signal until the main CPU receives an offset voltage calculation completion signal from the sub CPU is within a predetermined period of time, it is determined that a communication function between the main CPU and the sub CPU and an offset voltage calculation function of the sub CPU are normal, and at the same time it is possible to maintain synchronism of the offset voltage calculation in the main CPU with the offset voltage calculation in the sub CPU. Thus, it is possible to carry out in a short time a check of the communication function between the main CPU and the sub CPU, while maintaining the synchronism in the offset voltage calculations by the two CPUs when calculating an actual motor current.

Claims (16)

1. An electric power steering system comprising:

a motor for assisting a driver with a steering operation;

motor current detection means for detecting a current supplied to the motor;

a main CPU for carrying out control so that the current detected by the motor current detection means coincides with a target current;

a sub CPU configured to communicate with the main CPU so as to monitor the main CPU;

a motor drive circuit for driving the motor, said motor drive circuit including switching elements;

a switching element drive circuit for controlling the switching elements; and

a motor drive disable circuit disposed between said switching element drive circuit and said main and sub CPUs,

wherein said motor drive disable circuit disables drive of the motor in a predetermined condition,

the main CPU and the sub CPU individually calculate an offset voltage of the motor current detection means in order to calibrate the motor current detection means, wherein

the main CPU calculates the offset voltage and sends an offset voltage calculation request signal to the sub CPU,

upon communication between the main CPU and the sub CPU, the sub CPU calculates the offset voltage and sends an offset voltage calculation completion signal to the main CPU, and

a normal condition is determined when the time from the main CPU offset voltage calculation to the offset voltage calculation complete signal being received from the sub CPU by the main CPU, falls within a predetermined period of time set by a timer.

2. The electric power steering system according to claim 1 , wherein the main CPU and the sub CPU are independently configured to calculate the actual current of the motor, wherein the sub CPU sets a port connecting the main CPU and the sub CPU to a high level when the actual current of the motor detected by the sub CPU is equal to or greater than a threshold value, and sets the port to a low level when the detected actual current is less than the threshold value, and wherein the main CPU compares the actual current of the motor detected by the main CPU with the port level to determine whether or not the sub CPU has locked up.

3. The electric power steering system according to claim 2 , wherein, when the actual current of the motor calculated by the main CPU is equal to or greater than an upper limit value if a state in which the port is at the low level continues for a predetermined period of time set by a counter, it is determined that the sub CPU has locked up low.

4. The electric power steering system according to claim 2 , wherein, when the actual current of the motor calculated by the main CPU is equal to or less than a lower limit value if a state in which the port is at the high level continues for a predetermined period of time set by a counter, it is determined that the sub CPU has locked up high.

Assignments (2)
MERGER Recorded Feb 2, 2022
From: SHOWA CORPORATION
To: HITACHI ASTEMO, LTD.
Reel/Frame 059682/0321 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2005
From: YUDA, MASATO; KAWASHIMA, MITSUNORI; ISHIGAKI, HIROAKI
To: HONDA MOTOR CO., LTD.; SHOWA CORPORATION
Reel/Frame 016114/0374 →