IP Library Granted Patent US 7,135,396
Granted Patent B1
US 7,135,396 · App. 10/939,775 · Granted Nov 14, 2006

Method of making a semiconductor structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,135,396
App. No.
10/939,775
Granted
Nov 14, 2006
Kind
B1
Abstract

Methods of making a semiconductor structure are disclosed. A refractory metal layer containing W, TiW, Ta, or TaN and semiconductor layer are formed on a substrate that contains copper in, for example, a via therein. A portion of the refractory metal layer and semiconductor layer is removed by etching using a fluorine-containing compound. By using W, TiW, Ta, or TaN as the refractory metal layer material and employing fluorine-based etching, the copper portion in the substrate is not substantially etched, thus preventing corrosion of the copper portion.

Claims (27)

1. A method of processing a semiconductor structure, comprising:

forming a refractory metal layer over a substrate comprising copper, the refractory metal layer comprising at least one selected form a group consisting of W, TiW, Ta, and TaN;

forming a semiconductor layer over the refractory metal layer; and

removing a portion of the refractory metal layer and the semiconductor layer formed on the substrate layer by etching using a fluorine-containing compound, wherein the copper in the substrate is substantially unetched by the fluorine-containing compound.

2. The method of claim 1 , wherein the substrate layer further comprises a dielectric material or semiconductor material.

3. The method of claim 2 , wherein the opening is a via, trench, or line.

4. The method of claim 1 , wherein the substrate comprises copper in an opening therein.

5. The method of claim 1 , wherein the substrate comprises copper in a layer therein.

6. The method of claim 1 , wherein the semiconductor layer comprises a Group IV semiconductor, a Group III-V semiconductor, or a Group II-VI semiconductor.

7. The method of claim 1 , wherein the semiconductor layer comprises Ge.

8. The method of claim 1 , wherein the refractory metal layer comprises TiW and the semiconductor layer comprises Ge.

9. The method of claim 1 , wherein removing the portion of the refractory metal layer and the semiconductor layer is carried out by plasma etching, reactive ion etching, or ion-enhanced etching.

10. The method of claim 1 , wherein the fluorine-containing compound comprises at least one selected from the group consisting of a fluorinated carbon, a fluorinated hydrocarbon, sulfur hexafluoride, silicon tetrafluoride, and nitrogen trifluoride.

11. A method of making a diode, comprising:

providing a substrate layer having a copper portion therein;

forming a refractory metal layer over the substrate layer, the refractory metal layer comprising at least one selected from the group consisting of W, TiW, Ta, and TaN;

forming a semiconductor layer over the refractory metal layer; and

removing a portion of the refractory metal layer and the semiconductor layer formed on the substrate layer by etching using a fluorine-containing compound, wherein the copper in the substrate is substantially unetched by the fluorine-containing compound.

12. The method of claim 11 , wherein the substrate layer further comprises a dielectric material or semiconductor material.

13. The method of claim 12 , wherein the opening is a via, trench, or line in the substrate layer.

14. The method of claim 11 , wherein the copper portion comprises an opening in the substrate layer.

15. The method of claim 11 , wherein the copper portion comprises a layer in the substrate layer.

16. The method of claim 11 , wherein the semiconductor layer comprises a Group IV semiconductor, a Group III-V semiconductor, or a Group II-VI semiconductor.

17. The method of claim 11 , wherein the semiconductor layer comprises Ge.

18. The method of claim 11 , wherein the refractory metal layer comprises TiW and the semiconductor layer comprises Ge.

19. The method of claim 11 , wherein removing the portion of the refractory metal layer and the semiconductor layer is carried out by plasma etching, reactive ion etching, or ion-enhanced etching.

20. The method of claim 11 , wherein the fluorine-containing compound comprises at least one selected from the group consisting of a fluorinated carbon, a fluorinated hydrocarbon, sulfur hexafluoride, silicon tetrafluoride, and nitrogen trifluoride.