IP Library Granted Patent US 7,064,756
Granted Patent B2
US 7,064,756 · App. 10/947,275 · Granted Jun 20, 2006

Data processing apparatus and shading apparatus

Assignee: Renesas Technology Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,064,756
App. No.
10/947,275
Granted
Jun 20, 2006
Kind
B2
Abstract

In a data processor and a shading apparatus used in the data processor, the data processor selects an address based on the information of a memory or a translation look-aside buffer. Therefore, even when the same data are accessed, a different address at high speed is adopted according to the hardware, object to be processed, processing, etc. A plurality of geometric vectors are given as the parameters for the vertexes of a picture, the vectors are interpolated in the picture, and the luminance of each small area in the figure is calculated using the vectors generated by the interpolation. Therefore, a spotlight or highlight can be expressed with high accuracy and at high speed even when the amount of the hardware and the extent of the picture are small.

Claims (5)

1. A memory accessing unit for use in a data processing system including a memory which stores first data for video signal processing allocated to a first address and stores second data allocated to a second address different from said first address, a first processor which generates an address for accessing said first data for video signal processing of said memory and a second processor which generates an address for accessing said second data of said memory,

wherein said memory accessing unit is adapted to be coupled with said memory, said first processor and said second processor,

wherein said memory accessing unit is adapted to control access from one of said first processor and said second processor, and

wherein said memory accessing unit translates said first address generated from said first processor into said second address which corresponds to said second data when said first processor accesses said second data of said memory.

2. A memory accessing unit according to claim 1 , wherein said memory accessing unit translates said second address generated from said second processor into said first address which corresponds to said first data when said second processor accesses said first data of said memory.

Assignments (1)
MERGER AND CHANGE OF NAME Recorded Sep 15, 2010
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 024982/0869 →
Priority Claims (3)
JP 7-39691 · Feb 28, 1995 · national
JP 7-101885 · Apr 26, 1995 · national
JP 7-298408 · Nov 16, 1995 · national
Continuity (3)
Continuation 1017580500 · Jun 21, 2002
Continuation 0889478600
Related Publication 20050041489A1 · Feb 24, 2005